


# STGIB8CH60TS-L

# SLLIMM™ - 2nd series IPM, 3-phase inverter, 12 A, 600 V short-circuit rugged IGBT

Datasheet - production data



#### **Features**

- IPM 12 A, 600 V 3-phase IGBT inverter bridge including 2 control ICs for gate driving and freewheeling diodes
- 3.3 V, 5 V TTL/CMOS inputs with hysteresis
- Internal bootstrap diode
- Undervoltage lockout of gate drivers
- Smart shutdown function
- Short-circuit protection
- Shutdown input/fault output
- Separate open emitter outputs
- Built-in temperature sensor
- Comparator for fault protection
- Short-circuit rugged TFS IGBTs
- Very fast, soft recovery diodes
- 85 kΩ NTC UL 1434 CA 4 recognized
- Fully isolated package
- Isolation rating of 1500 Vrms/min

### **Applications**

- 3-phase inverters for motor drives
- Home appliances such as washing machines, refrigerators, air conditioners and sewing machines

### **Description**

This second series of SLLIMM (small low-loss intelligent molded module) provides a compact, high performance AC motor drive in a simple, rugged design. It combines new ST proprietary control ICs (one LS and one HS driver) with an improved short-circuit rugged trench gate field-stop (TFS) IGBT, making it ideal for 3-phase inverter systems such as home appliances and air conditioners. SLLIMM™ is a trademark of STMicroelectronics.

Table 1: Device summary

Order code	Marking	Package	Packaging
STGIB8CH60TS-L	GIB8CH60TS-L	SDIP2B-26L	Tube

August 2016 DocID028759 Rev 2 1/24

# **Contents**

1	Internal	I schematic and pin description	3
2		te maximum ratings	
3	Electric	cal characteristics	6
	3.1	Inverter part	6
	3.2	Control / protection part	8
4	Fault m	nanagement	10
	4.1	TSO output	11
	4.2	Smart shutdown function	11
5	Applica	ation circuit example	14
6	Guidelii	nes	15
7	NTC the	ermistor	17
8	Electric	cal characteristics (curves)	19
9	Packag	ge information	21
	9.1	SDIP2B-26L type L	21
10		on history	00

# 1 Internal schematic and pin description

NC(1) (26)T1 VbootU(2) )(25)T2 VbootV(3) VbootW(4) (24)P 犮 HinU(5) (23)U HinV(6) HinW(7) (22)V VccH(8) (21)W GND(9) H-side LinU(10) LinV(11) LinW(12) (20)NU VccL(13) SD/OD(14) )(19)NV Cin(15) )(18)NW GND(16) TSO(17) L-side

Figure 1: Internal schematic diagram and pin configuration

Table 2: Pin description

Pin	Symbol	Description
1	NC	
2	VBOOTu	Bootstrap voltage for U phase
3	VBOOTv	Bootstrap voltage for V phase
4	VBOOTw	Bootstrap voltage for W phase
5	HINu	High-side logic input for U phase
6	HINv	High-side logic input for V phase
7	HINw	High-side logic input for W phase
8	VCCH	High-side low voltage power supply
9	GND	Ground
10	LINu	Low-side logic input for U phase
11	LINv	Low-side logic input for V phase
12	LINw	Low-side logic input for W phase
13	VCCL	Low-side low voltage power supply
14	$\overline{\text{SD}}$ /OD	Shutdown logic input (active low) / open-drain (comparator output)
15	CIN	Comparator input
16	GND	Ground
17	TSO	Temperature sensor output
18	NW	Negative DC input for W phase
19	NV	Negative DC input for V phase
20	NU	Negative DC input for U phase
21	W	W phase output
22	V	V phase output
23	U	U phase output
24	Р	Positive DC input
25	T2	NTC thermistor terminal 2
26	T1	NTC thermistor terminal 1

# 2 Absolute maximum ratings

Table 3: Absolute maximum ratings (TJ = 25 °C unless otherwise noted)

Symbol	Parameter	Value	Unit
V <sub>PN</sub>	Supply voltage between P -N <sub>U</sub> , -N <sub>V</sub> , -N <sub>W</sub>	450	V
V <sub>PN(surge)</sub>	Supply voltage surge between P -N <sub>U</sub> , -N <sub>V</sub> , -N <sub>W</sub>	500	V
Vces	Collector-emitter voltage each IGBT	600	V
.1.	Continuous collector current each IGBT (T <sub>C</sub> = 25 °C)	12	Λ
±lc	Continuous collector current each IGBT (T <sub>C</sub> = 80 °C)	8	Α
±lcp	Peak collector current each IGBT (less than 1ms)	24	Α
Ртот	Total dissipation at Tc=25°C each IGBT	50	W
t <sub>scw</sub>	Short circuit withstand time, $V_{CE}$ = 300V, $T_J$ = 125 °C, $V_{CC}$ = $V_{boot}$ = 15 V, $V_{IN}$ = 0 to 5 V	5	μs

**Table 4: Control parts** 

Symbol	Parameter	Min.	Max.	Unit
Vcc	Supply voltage between V <sub>CCH</sub> -GND, V <sub>CCL</sub> -GND	-0.3	20	V
$V_{BOOT}$	Bootstrap voltage	-0.3	619	V
Vouт	Output voltage between U, V, W and GND	V <sub>воот</sub> - 21	V <sub>BOOT</sub> + 0.3	V
V <sub>CIN</sub>	Comparator input voltage	-0.3	20	V
Vin	Logic input voltage applied between HINx, LINx and GND	-0.3	15	V
$V_{\overline{SD}/OD}$	Open drain voltage	-0.3	7	V
$I_{\overline{SD}/OD}$	Open drain sink current		10	mA
V <sub>TSO</sub>	Temperature sensor output voltage	-0.3	5.5	V
ITSO	Temperature sensor output current		7	mA

Table 5: Total system

Symbol	Parameter	Value	Unit
V <sub>ISO</sub>	Isolation withstand voltage applied between each pin and heat sink plate (AC voltage, t = 60 sec.)	1500	Vrms
TJ	Power chips operating junction temperature	-40 to 175	°C
Tc	Module case operation temperature	-40 to 125	°C

Table 6: Thermal data

Symbol	Parameter	Value	Unit
R <sub>th(j-c)</sub>	Thermal resistance junction-case single IGBT	3	°C/W
	Thermal resistance junction-case single diode	6	C/VV



Electrical characteristics STGIB8CH60TS-L

### 3 Electrical characteristics

 $(T_j= 25^{\circ}C \text{ unless otherwise noted}).$ 

### 3.1 Inverter part

Table 7: Static

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ices	Collector-cut off current	V <sub>CE</sub> = 600 V, V <sub>CC</sub> = V <sub>boot</sub> = 15 V	-		100	μΑ
V <sub>CE(sat)</sub>	Collector-emitter saturation voltage	$V_{CC} = V_{boot} = 15 \text{ V}, V_{IN}^{(1)} = 0 \text{ to } 5 \text{ V},$ $I_{C} = 8 \text{ A},$	-	1.68	2.18	V
		$V_{CC} = V_{boot} = 15 \text{ V}, V_{IN} \stackrel{(1)}{=} 0 \text{ to } 5 \text{ V},$ $I_{C} = 12 \text{ A},$	-	1.91		V
VF	Diode forward voltage	$V_{IN}^{(1)} = 0, I_C = 8 A$	-	1.55	2.1	V
		$V_{IN}^{(1)} = 0$ , $I_C = 12 \text{ A}$	-	1.7		V

#### Notes:

Table 8: Inductive load switching time and energy

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>on</sub> (1)	Turn-on time		-	280	-	
t <sub>c(on)</sub> (1)	Cross-over time on		-	142	-	
t <sub>off</sub> (1)	Turn-off time		-	400	-	ns
t <sub>c(off)</sub> (1)	Cross-over time off	$V_{DD} = 300 \text{ V}, V_{CC} = V_{boot} = 15 \text{ V},$ $V_{IN}^{(2)} = 0 \text{ to 5 V}, I_{C} = 8 \text{ A}$	-	85	-	
t <sub>rr</sub>	Reverse recovery time		-	215	-	
Eon	Turn-on switching energy		-	201	1	
E <sub>off</sub>	Turn-off switching energy		-	102	-	μJ
Err	Reverse recovery energy		-	8.1	1	
t <sub>on</sub> (1)	Turn-on time		-	300	1	
$t_{c(on)}^{(1)}$	Cross-over time on		-	175	-	
t <sub>off</sub> (1)	Turn-off time		-	380	-	ns
tc(off) <sup>(1)</sup>	Cross-over time off	$V_{DD} = 300 \text{ V}, V_{CC} = V_{boot} = 15 \text{ V},$	-	85	-	
t <sub>rr</sub>	Reverse recovery time	$V_{IN}^{(2)} = 0 \text{ to } 5 \text{ V}, \text{ Ic} = 12 \text{ A}$	-	220	-	
Eon	Turn-on switching energy		-	340	-	
E <sub>off</sub>	Turn-off switching energy		-	160	-	μJ
Err	Reverse recovery energy		-	10.2	-	

#### Notes:

 $<sup>^{(1)}</sup>$ Applied between HINx, LINx and GND for x = U, V, W

 $<sup>^{(1)}</sup>$ ton and toff include the propagation delay time of the internal drive. tc(on) and tc(off) are the switching time of the IGBT itself under the internally given gate driving condition.

 $<sup>^{(2)}\!</sup>Applied$  between HINx, LINx and GND for x = U, V, W.

Figure 2: Switching time test circuit





Figure 3: Switching time definition



Electrical characteristics STGIB8CH60TS-L

# 3.2 Control / protection part

Table 9: High and low side drivers

	Table 3	. High and low side drivers				1
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Vil	Low logic level voltage				0.8	V
V <sub>ih</sub>	High logic level voltage		2			V
I <sub>INh</sub>	IN logic "1" input bias current	IN <sub>x</sub> =15 V	80	150	200	μA
I <sub>INI</sub>	IN logic "0" input bias current	IN <sub>x</sub> =0 V			1	μΑ
High side						
$V_{\text{CC\_hys}}$	V <sub>CC</sub> UV hysteresis		1.2	1.4	1.7	V
V <sub>CCH_th(on)</sub>	V <sub>CCH</sub> UV turn-on threshold		11	11.5	12	V
V <sub>CCH_th(off)</sub>	V <sub>CCH</sub> UV turn-off threshold		9.6	10.1	10.6	V
V <sub>BS_hys</sub>	V <sub>BS</sub> UV hysteresis		0.5	1	1.6	V
V <sub>BS_th(on)</sub>	V <sub>BS</sub> UV turn-on threshold		10.1	11	11.9	V
V <sub>BS_th(off)</sub>	V <sub>BS</sub> UV turn-off threshold		9.1	10	10.9	V
I <sub>QBSU</sub>	Under voltage V <sub>BS</sub> quiescent current	V <sub>BS</sub> = 9 V, HINx <sup>(1)</sup> = 5 V		55	75	μA
I <sub>QBS</sub>	V <sub>BS</sub> quiescent current	$V_{CC} = 15 \text{ V}, \text{HINx} \stackrel{(1)}{=} 5 \text{ V}$		125	170	μΑ
I <sub>qccu</sub>	Undervoltage quiescent supply current	Vcc = 9 V, HINx (1)= 0		190	250	μA
I <sub>qcc</sub>	Quiescent current	Vcc = 15 V, HINx (1)= 0		560	730	μΑ
R <sub>DS(on)</sub>	BS driver ON resistance			150		Ω
Low side						
Vcc_hys	Vcc UV hysteresis		1.1	1.4	1.6	V
V <sub>CCL_th(on)</sub>	V <sub>CCL</sub> UV turn-on threshold		10.4	11.6	12.4	V
Vccl_th(off)	V <sub>CCL</sub> UV turn-off threshold		9.0	10.3	11	V
Iqccu	Undervoltage quiescent supply current	$V_{CC} = 10 \text{ V}, \overline{\text{SD}}$ pulled to 5 V through RSD = $10 \text{ k}\Omega$ , $C_{IN} = \text{LINx}$ (1) = 0		600	800	μА
Iqcc	Quiescent current	Vcc = 15 V, SD = 5 V, C <sub>IN</sub> = LINx (1) = 0		700	900	μA
V <sub>SSD</sub>	Smart SD unlatch threshold		0.5	0.6	0.75	V
I <sub>SDh</sub>	SD logic "1" input bias current	<u>SD</u> = 5 V	25	50	70	μA
I <sub>SDI</sub>	SD logic "0" input bias current	<del>SD</del> =0 ∨			1	μA

#### Notes:

 $<sup>^{(1)}</sup>$ Applied between HINx, LINx and GND for x = U, V, W.

Table 10: Temperature sensor output

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
VTSO	Temperature sensor output voltage	T <sub>j</sub> = 25 °C	0.974	1.16	1.345	V
I <sub>TSO_SNK</sub>	Temperature sensor sink current capability			0.1		mA
I <sub>TSO_SRC</sub>	Temperature sensor source current capability		4			mA

Table 11: Sense comparator (VCC = 15 V, unless otherwise is specified)

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
Icin	C <sub>IN</sub> input bias current	V <sub>CIN</sub> =1 V	-0.2		0.2	μΑ
V <sub>ref</sub>	Internal reference voltage		460	510	560	mV
V <sub>OD</sub>	Open drain low level output voltage	I <sub>od</sub> = 5 mA			500	mV
tcin_sd	$C_{\text{IN}}$ comparator delay to $\overline{\text{SD}}$	$\overline{SD}$ pulled to 5 V through R <sub>SD</sub> =10 kΩ; measured applying a voltage step 0-1V to Pin CIN 50% CIN to 90% $\overline{SD}$	240	320	410	ns
SR <sub>SD</sub>	SD fall slew rate	$\overline{SD}$ pulled to 5 V through R <sub>SD</sub> =10 k $\Omega$ ; C <sub>L</sub> =1 nF through $\overline{SD}$ and ground; 90% $\overline{SD}$ to 10% $\overline{SD}$		25		V/µs

Note: Comparator remains enabled even if  $V_{\text{CC}}$  is in UVLO condition but higher than 4 V.

Fault management STGIB8CH60TS-L

## 4 Fault management

The device integrates an open-drain output connected to the  $\overline{\text{SD}}$  pin. As soon as a fault occurs, the open-drain is activated and LVGx outputs are forced low. Two types of fault can be pointed out:

- Overcurrent (OC) sensed by the internal comparator (see more detail in Section 3: "Internal schematic and pin description");
- Undervoltage on supply voltage (Vcc);

Each fault enables the SD open drain for a specified time, as described in the following table.

Symbol	Parameter	Event time	SD open-drain enable time result	
ОС	Overcurrent event	≤ 20 µs	20 μs	
	Overcurrent event	≥ 20µs	OC time	
UVLO	Undervoltage lockout event	≤ 50 µs	50 µs	
		≥ 50 µs until the VCC_LS exceed the VCC_LS UV turn ON threshold	UVLO time	

Table 12: Fault timing

Actually, the device remains in a fault condition ( $\overline{SD}$  at low logic level and LVGx outputs disabled) for a time also depending on RC network connected to the  $\overline{SD}$  pin. The network generate a time contribute that add up to the internal value.




Figure 4: Overcurrent timing (without contribution of RC network on SD)

STGIB8CH60TS-L Fault management




Figure 5: UVLO timing (without contribution of RC network on  $\overline{SD}$ )

### 4.1 TSO output

The device integrates a temperature sensor. A voltage proportional to the die temperature is available on the TSO pin. When this function is not used, the pin can be left floating.

#### 4.2 Smart shutdown function

The device integrates a comparator committed to the fault sensing function. The comparator input can be connected to an external shunt resistor in order to implement a simple overcurrent detection function. The output signal of the comparator is fed to an integrated MOSFET with the open drain output available on  $\overline{\text{SD}}$  input. When the comparator triggers, the device is set to shutdown state and its outputs are all set to low level.

Fault management STGIB8CH60TS-L

comp Vref **PROTECTION** CIN t<sub>CIN\_SD</sub> LIN LVG  $\overline{\mathsf{SD}}$  $V_{off}$ open drain gate (internal)  $t_2$ real disable time  $t_{1} \cong \tau_{1} \cdot ln \left( \frac{V_{off} - V_{on}}{V_{SSD} - V_{on}} \right)$ Fast shut down: the driver outputs are set in SD state  $\,$ immediately after comparator triggering even if the SD signal has not yet reached the lower input threshold SHUT DOWN CIRCUIT  $\tau_1 = \left(R_{ON\_OD}//R_{SD}\right) \cdot C_{SD}$  $\tau_2 = \left( R_{PD\_SD} / / R_{SD} \right) \cdot C_{SD}$ **N**Rsd FROM /TO  $\frac{R_{ON\_OD}}{R_{ON\_OD} + R_{SD}} \cdot V_{BIAS}$ CONTROLLER SMART SD LOGIC  $V_{off} = \frac{R_{PD\_SD}}{R_{PD\_SD} + R_{SD}} \cdot V_{BIAS}$ 

Figure 6: Smart shutdown timing waveforms in case of overcurrent event)

Note:  $R_{ON\_OD}=V_{OD}/5$  mA see Table 11: "Sense comparator (VCC = 15 V, unless otherwise is specified)";  $R_{PD\_SD}$  (typ) =5 V/I<sub>SDh</sub>

In common overcurrent protection architectures, the comparator output is usually connected to the  $\overline{SD}$  input and an RC network is connected to this  $\overline{SD}$  line in order to

STGIB8CH60TS-L Fault management

provide a mono-stable circuit which implements a protection time that follows the fault condition. Differently from the common fault detection systems, the device Smart shutdown architecture allows to immediately turn-off the outputs gate driver in case of fault, by minimizing the propagation delay between the fault detection event and the actual outputs switch-off. In fact the time delay between the fault and the outputs turn off is no more dependent on the RC value of the external network connected to the pin. In the smart shutdown circuitry, the fault signal has a preferential path which directly switches off the outputs after the comparator triggering. At the same time the internal logic turns on the open drain output and holds it on until the  $\overline{\text{SD}}$  voltage goes below the V<sub>SSD</sub> threshold and too time is elapsed. The driver outputs restart following the input pins as soon as the voltage at the  $\overline{\text{SD}}$  pin reaches the higher threshold of the  $\overline{\text{SD}}$  logic input. The Smart shutdown system provides the possibility to increase the time constant of the external RC network (that is the disable time after the fault event) up to very large values without increasing the delay time of the protection.



# 5 Application circuit example

AND ONLY MICROCONTROLLER

Figure 7: Application circuit example

Note: application designers are free to use a different scheme based on the specifications of the device.

STGIB8CH60TS-L Guidelines

### 6 Guidelines

1. Input signals HIN and LIN are active-high logic. A 100 k $\Omega$  (typ.) pull-down resistor is built in for each input pin. To prevent input signal oscillation, the wiring of each input should be as short as possible and the use of RC filters (R1, C1) on each input signal is recommended. The filters should be implemented with a time constant of about 100 ns and placed as close as possible to the IPM input pins.

- 2. The use of a bypass capacitor C<sub>VCC</sub> (aluminum or tantalum) can help reduce the transient circuit demand on the power supply. Also, to reduce high frequency switching noise distributed on the power lines, placing a decoupling capacitor C<sub>2</sub> (100 to 220 nF, with low ESR and low ESL) as close as possible to each V<sub>cc</sub> pin and in parallel with the bypass capacitor is recommended.
- 3. The use of RC filter (RSF, CSF) for preventing protection circuit malfunction is recommended. The time constant (RSF x CSF) should be set to 1 µs and the filter must be placed as close as possible to the CIN pin.
- 4. The SD is an input/output pin (open drain type if used as output). It is recommended that it be pulled up to a power supply (i.e., MCU bias at 3.3/5 V) by a resistor value capable of keeping the lod no higher than 5 mA (V<sub>OD</sub> ≤ 500 mV when the open drain MOSFET is ON). The filter on SD should be sized to obtain a desired restart time after a fault event and placed as close as possible to the SD pin.
- 5. A decoupling capacitor CTSO between 1 nF and 10 nF can be used to increase the noise immunity of the TSO thermal sensor; a similar decoupling capacitor COT (between 10 nF and 100 nF) can be implemented if the NTC thermistor is available and used. In both cases, their effectiveness is improved if the capacitors are placed close to the MCU.
- 6. The decoupling capacitor C3 (100 to 220 nF with low ESR and low ESL) in parallel with each C<sub>boot</sub> is useful to filter high frequency disturbances. Both C<sub>boot</sub> and C3 (if present) should be placed as close as possible to the U,V,W and V<sub>boot</sub> pins. Bootstrap negative electrodes should be connected to U,V,W terminals directly and separated from the main output wires.
- 7. To prevent overvoltage on the  $V_{CC}$  pin, a Zener diode (Dz1) can be used. Similarly on the  $V_{boot}$  pin, a Zener diode(Dz2) can be placed in parallel with each  $C_{boot}$ .
- 8. The use of the decoupling capacitor  $C_4$  (100 to 220 nF, with low ESR and low ESL) in parallel with the electrolytic capacitor  $C_{vdc}$  is useful to prevent surge destruction. Both capacitors  $C_4$  and Cvdc should be placed as close as possible to the IPM ( $C_4$  has priority over  $C_{vdc}$ ).
- 9. By integrating an application-specific type HVIC inside the module, direct coupling to the MCU terminals without an opto-coupler is possible.
- 10. Low inductance shunt resistors should be used for phase leg current sensing
- 11. In order to avoid malfunctions, the wiring between N pins, the shunt resistor and PWR\_GND should be as short as possible.
- 12. The connection of SGN\_GND to PWR\_GND at only one point (close to the shunt resistor terminal) can help to reduce the impact of power ground fluctuation.

Note: these guidelines are useful for application design to ensure the specifications of the device. For further details, please refer to the relevant application note.

Guidelines STGIB8CH60TS-L

Table 13: Recommended operating conditions

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
V <sub>PN</sub>	Supply voltage	Applied between P-Nu, N <sub>V</sub> , N <sub>w</sub>		300	400	V
Vcc	Control supply voltage Applied between Vcc-GND 13.5 15		15	18	V	
V <sub>BS</sub>	High side bias voltage  Applied between V <sub>BOOTi-</sub> OU <sup>Ti</sup> i = U, V, W		13		18	V
t <sub>dead</sub>	Blanking time to prevent Arm-short	For each input signal	1.0			μs
f <sub>PWM</sub>	PWM input signal	-40 °C < T <sub>C</sub> < 100 °C -40 °C < T <sub>j</sub> < 125 °C			20	kHz
T <sub>C</sub>	Case operation temperature				100	°C


STGIB8CH60TS-L NTC thermistor

### 7 NTC thermistor

**Table 14: NTC thermistor** 

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
R <sub>25</sub>	Resistance	T = 25 °C		85		kΩ
R <sub>125</sub>	Resistance	T = 125 °C		2.6		kΩ
В	B-constant	T = 25 °C to 100 °C		4092		K
Т	Operating temperature range		-40		125	°C

Figure 8: NTC resistance vs. temperature




NTC thermistor STGIB8CH60TS-L

 $(k\Omega)$ 30 25 20 Max Тур 15 Min 10 5 0 50 60 70 80 90 100 110 120 (°C)

Figure 9: NTC resistance vs. temperature - zoom

GIPG120520141304FSR

# 8 Electrical characteristics (curves)






Figure 12: Diode V<sub>F</sub> vs forward current V <sub>F</sub> (V) IGBT141220151056DVF T <sub>J</sub>= 25 °C 2 1.6 T <sub>J</sub>= 175 °C 1.2 8.0 0.4 0 8 12 16 20  $\overline{\mathsf{I}}_{\mathsf{F}}(\mathsf{A})$ 






Figure 14: Eoff switching loss vs collector current IGBT110820161231SLG V<sub>DD</sub> = 300 V 0.5  $V_{CC} = V_{boot} = 15 \text{ V}$ 0.4 T<sub>J</sub> = 175 °C 0.3 0.2  $T_J = 25^{\circ}C$ 0.1 0.0 I<sub>C</sub> (A) 16 20





STGIB8CH60TS-L Package information

# 9 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

### 9.1 SDIP2B-26L type L

BOTTOM VIEW F (x4) F1 (x22) B2 R B3 m E E B2 22 e1 (x 12) ስሰሰሰሰሰሰሰሰሰሰሰ D1 (1) EXPOSED PAD e3 (x 4) e4 (x 3) TOP VIEW 8450802 B

Figure 17: SDIP2B-26L type L package outline

Package information STGIB8CH60TS-L

Table 15: SDIP2B-26L type L package mechanical data

Ref. Dimensions			
A	38.00 ± 0.50		
A1	1.22 ± 0.25		
A2	1.22 ± 0.25		
A3	$35.00 \pm 0.30$		
С	1.50 ± 0.05		
В	24.00 ± 0.50		
B1	12.00		
B2	14.40 ± 0.50		
В3	29.40 ± 0.50		
С	3.50 ± 0.20		
C1	5.50 ± 0.50		
C2	14.00 ± 0.50		
е	3.556 ± 0.200		
e1	1.778 ± 0.200		
e2	$7.62 \pm 0.20$		
e3	5.08 ± 0.20		
e4	2.54 ± 0.20		
D	28.95 ± 0.50		
D1	3.025 ± 0.300		
Е	12.40 ± 0.50		
E1	3.75 ± 0.30		
E2	1.80		
f	0.60 ± 0.15		
f1	0.50 ± 0.15		
F	2.10 ± 0.15		
F1	1.10 ± 0.15		
R	1.60 ± 0.20		
Т	0.400 ± 0.025		
V	0° / 5°		
V	0 7 3		

Note: all dimensions are expressed in millimeters.

STGIB8CH60TS-L Revision history

# 10 Revision history

Table 16: Document revision history

Date	Revision	Changes
14-Dec-2015	1	First release.
22-Aug-2016	2	Modified: Table 8: "Inductive load switching time and energy", Table 1: "Device summary", Table 11: "Sense comparator (VCC = 15 V, unless otherwise is specified)", Figure 13: "Eon switching loss vs collector current", Figure 14: "Eoff switching loss vs collector current" and Figure 15: "VTSO output characteristics vs LVIC temperature"  Minor text changes.

#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

