1 MHz to 220 MHz Ultra-low Jitter Differential VCXO



### Features

- Any frequency between 1 MHz and 220 MHz accurate to 6 decimal places
- Widest pull range options: ±25, ±50, ±80, ±100, ±150, ±200, ±400, ±800, ±1600, ±3200ppm
- 0.23 ps RMS phase jitter (typ) over 12 kHz to 20 MHz bandwidth
- Wide temperature range support from -40°C to 85°C Contact SiTime for 105°C option
- Industry-standard packages: 3.2 x 2.5, 7.0 x 5.0 mm Contact SiTime for 5.0 x 3.2 mm package
- For frequencies 220.000001 MHz to 720 MHz, refer to SiT3373

# **Electrical Characteristics**

## **Applications**

- Cable Modem Termination System (CMTS), Video, Broadcasting System, Audio, Industrial Sensors, Remote Radio Head (RRH)
- SATA, SAS, 10GB Ethernet, Fibre Channel, PCI-Express



All Min and Max limits in the Electrical Characteristics tables are specified over temperature and rated operating voltage with standard output termination show in the termination diagrams. Typical values are at 25°C and nominal supply voltage.

### Table 1. Electrical Characteristics – Common to LVPECL, LVDS and HCSL

Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition
				Frequency	Range	
Output Frequency Range	f	1	-	220	MHz	Accurate to 6 decimal places
				Frequency	Stability	
Frequency Stability	F_stab	-15	-	+15	ppm	Inclusive of initial tolerance, operating temperature, rated power supply voltage, load variations, and first year aging at 25°C. Contact SiTime for ±15 ppm.
		-20	-	+20	ppm	Inclusive of initial tolerance, operating temperature, rated power
		-30	-	+30	ppm	supply voltage, load variations, and first year aging at 25°C.
		-50	-	+50	ppm	
				Temperatu	re Range	
Operating Temperature Range	T_use	-20	-	+70	°C	Extended Commercial
		-40	-	+85	°C	Industrial. Contact SiTime for other temperature range options.
				Supply V	oltage	
Supply Voltage	Vdd	2.97	3.3	3.63	V	
		2.7	3.0	3.3	V	
		2.52	2.8	3.08	V	
		2.25	2.5	2.75	V	
			Voltaç	ge Control (	Characteris	tics
Pull Range	PR		0, ±80, ±10 ±400, ±800, ±3200		ppm	See the APR (Absolute Pull Range) Table 11 Contact SiTime for custom pull range options.
Upper Control Voltage	VC_U	90%	-	-	Vdd	Voltage at which maximum frequency deviation is guaranteed
Lower Control Voltage	VC_L	-	-	10%	Vdd	Voltage at which minimum frequency deviation is guaranteed
Control Voltage Input Impedance	VC_z	-	10	-	MΩ	
Control Voltage Input Bandwidth	V_c	-	10	-	kHz	Contact SiTime for other input bandwidth options
Pull Range Linearity	Lin	-	-	1.0	%	
Frequency Change Polarity	-	Positiv	e Slope	-	-	
			h	nput Chara	cteristics	
Input Voltage High	VIH	70%	-	-	Vdd	Pin 2, OE
Input Voltage Low	VIL	I	-	30%	Vdd	Pin 2, OE
Input Pull-up Impedance	Z_in	I	100	-	kΩ	Pin 2, OE logic high or logic low
			0	utput Char	acteristics	
Duty Cycle	DC	45	-	55	%	
			St	artup and	OE Timing	
Startup Time	T_start	-	-	3.0	ms	Measured from the time Vdd reaches its rated minimum value.
OE Enable/Disable Time	T_oe	-	_	3.8	μs	





### Table 2. Pin Description

Pin	Symbol	Functionality					
1	VIN	Input	Control Voltage				
		No Connect (NC)	No Connect: Leave floating or connect to GND for better heat dissipation. NC for all 3.2 x 2.5 mm package options.				
2	NC/OE	C/OE Output Enable (OE)	H <sup>[1,2]</sup> : specified frequency output L: output is high impedance. Only output driver is disabled. OE function only available on 7050 package. Pin 2 on 3225 package is NC.				
3	GND	Power	Vdd Power Supply Ground				
4	OUT+	Output	Oscillator output				
5	OUT-	Output	Complementary oscillator output				
6	Vdd	Power	Power supply voltage <sup>[3]</sup>				



#### **Top View**





#### Figure 1. Pin Assignments (7.0 x 5.0 mm package)

### Figure 2. Pin Assignments (3.2 x 2.5 mm package)

Notes:

1. A pull-up resistor of 10 k $\!\Omega$  or less is recommended if pin 1 is not externally driven.

2. OE mode is only available in the 7050 package. 3225 package is NC.

3. A capacitor of value 0.1 µF or higher between Vdd and GND is required. An additional 10 µF capacitor between Vdd and GND is required for the best phase jitter performance.

### Table 3. Electrical Characteristics – LVPECL Specific

Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition		
			Cı	Irrent Cons	umption			
Current Consumption	ldd	-	I	92	mA	Excluding Load Termination Current, Vdd = 3.3V or 2.5V		
OE Disable Supply Current	I_OE	-	-	61	mA	OE = Low		
Output Disable Leakage Current	I_leak	-	0.15	-	μA	OE = Low		
Maximum Output Current	I_driver	-	-	32	mA	Maximum average current drawn from OUT+ or OUT-		
	Output Characteristics							
Output High Voltage	VOH	Vdd-1.1	-	Vdd-0.7	V	See Figure 3		
Output Low Voltage	VOL	Vdd-1.9	I	Vdd-1.5	V	See Figure 3		
Output Differential Voltage Swing	V_Swing	1.2	1.6	2.0	V	See Figure 4		
Rise/Fall Time	Tr, Tf	-	225	290	ps	20% to 80%, see Figure 3		
				Jitter				
RMS Phase Jitter (random)	T_phj	-	0.220	0.270	ps	f = 156.25 MHz, Integration bandwidth = 12 kHz to 20 MHz, all Vdd levels, includes spurs, 7.0 x 5.0 mm package.		
		-	0.225	0.280	ps	f = 156.25 MHz, Integration bandwidth = 12 kHz to 20 MHz, all Vdd levels, includes spurs, 3.2 x 2.5 mm package.		
		-	0.1	-	ps	f = 156.25 or 322.265625 MHz, IEEE802.3-2005 10GbE jitter mask integration bandwidth = 1.875 MHz to 20 MHz, includes spurs, all Vdd levels.		
RMS Period Jitter <sup>[4]</sup>	T_jitt	-	1.0	1.6	ps	f = 100, 156.25 or 212.5 MHz, Vdd = 3.3V or 2.5V		

# Table 4. Electrical Characteristics – LVDS Specific

Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition	
			Cu	rrent Cons	umption		
Current Consumption	ldd	-	-	84	mA	Excluding Load Termination Current, Vdd = 3.3V or 2.5V	
OE Disable Supply Current	I_OE	-	_	62	mA	OE = Low	
Output Disable Leakage Current	I_leak	-	0.15	-	μA	OE = Low	
Output Characteristics							
Differential Output Voltage	VOD	250	-	450	mV	See Figure 5	
VOD Magnitude Change	ΔVOD	-	-	50	mV	See Figure 5	
Offset Voltage	VOS	1.125	-	1.375	V	See Figure 5	
VOS Magnitude Change	ΔVOS	I	-	50	mV	See Figure 5	
Rise/Fall Time	Tr, Tf	-	400	470	ps	Measured with 2 pF capacitive loading to GND, 20% to 80%, see Figure 5	
				Jitter		·	
RMS Phase Jitter (random)	T_phj	-	0.215	0.265	ps	f = 156.25 MHz, Integration bandwidth = 12 kHz to 20 MHz, all Vdd levels, includes spurs, 7.0 x 5.0 mm package.	
			0.235	0.275	ps	f = 156.25 MHz, Integration bandwidth = 12 kHz to 20 MHz, all Vdd levels, includes spurs, 3.2 x 2.5 mm package.	
		-	0.1	-	ps	f = 156.25 or 322.265625 MHz, IEEE802.3-2005 10GbE jitter mask integration bandwidth = 1.875 MHz to 20 MHz, includes spurs, all Vdd levels.	
RMS Period Jitter <sup>[4]</sup>	T_jitt	-	1.0	1.6	ps	f = 100, 156.25 or 212.5 MHz, Vdd = 3.3V or 2.5V	

# Table 5. Electrical Characteristics – HCSL

Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition			
	Current Consumption								
Current Consumption	ldd	Ι	-	97	mA	Excluding Load Termination Current, Vdd = 3.3V or 2.5V			
OE Disable Supply Current	I_OE	-	-	62	mA	OE = Low			
Output Disable Leakage Current	I_leak	-	0.15	-	μA	OE = Low			
Maximum Output Current	I_driver	I	-	36	mA	Maximum average current drawn from OUT+ or OUT-			
			0	utput Chara	acteristics	5			
Output High Voltage	VOH	0.60	-	0.90	V	See Figure 3			
Output Low Voltage	VOL	-0.05	-	0.08	V	See Figure 3			
Output Differential Voltage Swing	V_Swing	1.2	1.4	1.8	V	See Figure 4			
Rise/Fall Time	Tr, Tf	-	360	465	ps	Measured with 2 pF capacitive loading to GND, 20% to 80%, see Figure 3			
				Jitte	er				
RMS Phase Jitter (random)	T_phj	-	0.220	0.270	ps	f = 156.25 MHz, Integration bandwidth = 12 kHz to 20 MHz, all Vdd levels, includes spurs, 7.0 x 5.0 mm package.			
		-	0.230	0.275	ps	f = 156.25 MHz, Integration bandwidth = 12 kHz to 20 MHz, all Vdd levels, includes spurs, 3.2 x 2.5 mm package.			
		-	0.1	-	ps	f = 156.25 or 322.265625 MHz, IEEE802.3-2005 10GbE jitter mask integration bandwidth = 1.875 MHz to 20 MHz, includes spurs, all Vdd levels.			
RMS Period Jitter <sup>[4]</sup>	T_jitt	-	1.0	1.6	ps	f = 100, 156.25 or 212.5 MHz, Vdd = 3.3V or 2.5V			

Notes: 4. Measured according to JESD65B.

**Si**Time



### **Table 6. Absolute Maximum Ratings**

Attempted operation outside the absolute maximum ratings may cause permanent damage to the part. Actual performance of the IC is only guaranteed within the operational specifications, not at absolute maximum ratings.

Parameter	Min.	Max.	Unit
Vdd	-0.5	4.0	V
VIH		Vdd + 0.3V	V
VIL	-0.3		V
Storage Temperature	-65	150	°C
Maximum Junction Temperature		130	٥C
Soldering Temperature (follow standard Pb-free soldering guidelines)		260	°C

### Table 7. Thermal Considerations<sup>[5]</sup>

Package	$ heta_{ extsf{JA}}$ , 4 Layer Board (°C/W)	$\theta_{\text{Jc}}$ , Bottom (°C/W)
3225, 6-pin	80	30
7050, 6-pin	52	19

Notes:

5. Refer to JESD51 for  $\theta_{JA}$  and  $\theta_{JC}$  definitions, and reference layout used to determine the  $\theta_{JA}$  and  $\theta_{JC}$  values in the above table.

## Table 8. Maximum Operating Junction Temperature<sup>[6]</sup>

Max Operating Temperature (ambient)	Maximum Operating Junction Temperature
70°C	95°C
85°C	110°C

Notes:

6. Datasheet specifications are not guaranteed if junction temperature exceeds the maximum operating junction temperature.

#### **Table 9. Environmental Compliance**

Parameter	Test Conditions	Value	Unit	
Mechanical Shock Resistance	MIL-STD-883F, Method 2002	10,000	g	
Mechanical Vibration Resistance	MIL-STD-883F, Method 2007	70	g	
Soldering Temperature (follow standard Pb free soldering guidelines)	MIL-STD-883F, Method 2003	260	°C	
Moisture Sensitivity Level	MSL1 @ 260°C			
Electrostatic Discharge (HBM)	HBM, JESD22-A114	2,000	V	
Charge-Device Model ESD Protection	JESD220C101	750	V	
Latch-up Tolerance	JESD78 Compliant			



# Waveform Diagrams




Figure 3. LVPECL/HCSL Voltage Levels per Differential Pin (OUT+/OUT-)






Figure 4. LVPECL/HCSL Voltage Levels across Differential Pair







# **Termination Diagrams**

## LVPECL:




Figure 6. LVPECL with AC-coupled termination




Figure 7. LVPECL DC-coupled load termination with Thevenin equivalent network




Figure 8. LVPECL with Y-Bias termination



# **Termination Diagrams (continued)**




Figure 9. LVPECL with DC-coupled parallel shunt load termination



# **Termination Diagrams (continued)**

# LVDS:




Figure 10. LVDS single DC termination at the load




Figure 11. LVDS double AC termination with capacitor close to the load




Figure 12. LVDS double DC termination



# **Termination Diagrams (continued)**

# HCSL:





Figure 13. HCSL interface termination



# **Dimensions and Patterns**




Notes:

- 7. Top Marking: Y denotes manufacturing origin and XXXX denotes manufacturing lot number. The value of "Y" will depend on the assembly location of the device.
- 8. A capacitor of value 0.1 µF or higher between Vdd and GND is required. An additional 10 µF capacitor between Vdd and GND is required for the best phase jitter performance
- 9. The center pad has no electrical function. Soldering down the center pad to the GND is recommended for best thermal dissipation, but is optional.



# **Ordering Information**

# SiT3372AC-1B2-33NH122.123456T



#### Notes:

10. Contact SiTime for higher temperature options

- 11. Contact SiTime for 5.0 x 3.2 package
- 12. Contact SiTime for ±15 ppm
- 13. Bulk is available for sampling only

14. Contact SiTime for custom pull range options

15. "E": Output Enable function is only available in 7.0 x 5.0 mm package

#### Table 10. Ordering Codes for Supported Tape & Reel Packing Method

Device Size (mm x mm)	8 mm T&R (3ku)	8 mm T&R (1ku)	12 mm T&R (3ku)	12 mm T&R (1ku)	16 mm T&R (3ku)	16 mm T&R (1ku)
7.0 x 5.0	—	—	—	—	Т	Y
3.2 x 2.5	D	E	т	Y	—	—



### Table 11. APR Table

Absolute pull range (APR) = Nominal pull range (PR) - frequency stability (F\_stab)

		Frequency Stability							
Nominal Pull Range	± 15	± 25	± 35	±50					
		APR (ppm)							
± 25	± 5	—	—	—					
± 50	± 30	± 20	± 10	—					
± 80	± 60	± 50	± 40	± 25					
± 100	± 80	± 70	± 60	± 45					
± 150	± 130	± 120	± 110	± 95					
± 200	± 180	± 170	± 160	± 145					
± 400	± 380	± 370	± 360	± 345					
± 800	± 780	± 770	± 760	± 745					
± 1600	± 1580	± 1570	± 1560	± 1545					
± 3200	± 3180	± 3170	± 3160	± 3145					

### **Table 12. Additional Information**

Document	Description	Download Link
ECCN #: EAR99	Five character designation used on the commerce Control List (CCL) to identify dual use items for export control purposes.	—
Part number Generator	Tool used to create the part number based on desired features.	—
Time Machine II	MEMS oscillator programmer	http://www.sitime.com/support/time-machine-oscillator-programmer
Field Programmable Oscillators	Devices that can be programmable in the field by Time Machine II	http://www.sitime.com/products/field-programmable-oscillators
Manufacturing Notes	Tape & Reel dimension, reflow profile and other manufacturing related info	http://www.sitime.com/component/docman/doc_download/243-manufacturing- notes-for-sitime-oscillators
Qualification Reports	RoHS report, reliability reports, composition reports	http://www.sitime.com/support/quality-and-reliability
Performance Reports	Additional performance data such as phase noise, current consumption and jitter for selected frequencies	http://www.sitime.com/support/performance-measurement-report
Termination Techniques	Termination design recommendations	http://www.sitime.com/support/application-notes
Layout Techniques	Layout recommendations	http://www.sitime.com/support/application-notes



### Table 13. Revision History

Revision	Release Date	Change Summary
1.0	09/30/2017	Initial release

#### SiTime Corporation, 5451 Patrick Henry Drive, Santa Clara, CA 95054, USA | Phone: +1-408-328-4400 | Fax: +1-408-328-4439

© SiTime Corporation 2017. The information contained herein is subject to change at any time without notice. SiTime assumes no responsibility or liability for any loss, damage or defect of a Product which is caused in whole or in part by (i) use of any circuitry other than circuitry embodied in a SiTime product, (ii) misuse or abuse including static discharge, neglect or accident, (iii) unauthorized modification or repairs which have been soldered or altered during assembly and are not capable of being tested by SiTime under its normal test conditions, or (iv) improper installation, storage, handling, warehousing or transportation, or (v) being subjected to unusual physical, thermal, or electrical stress.

Disclaimer: SiTime makes no warranty of any kind, express or implied, with regard to this material, and specifically disclaims any and all express or implied warranties, either in fact or by operation of law, statutory or otherwise, including the implied warranties of merchantability and fitness for use or a particular purpose, and any implied warranty arising from course of dealing or usage of trade, as well as any common-law duties relating to accuracy or lack of negligence, with respect to this material, any SiTime product and any product documentation. Products sold by SiTime are not suitable or intended to be used in a life support application or component, to operate nuclear facilities, or in other mission critical applications where human life may be involved or at stake. All sales are made conditioned upon compliance with the critical uses policy set forth below.

#### CRITICAL USE EXCLUSION POLICY

BUYER AGREES NOT TO USE SITIME'S PRODUCTS FOR ANY APPLICATION OR IN ANY COMPONENTS USED IN LIFE SUPPORT DEVICES OR TO OPERATE NUCLEAR FACILITIES OR FOR USE IN OTHER MISSION-CRITICAL APPLICATIONS OR COMPONENTS WHERE HUMAN LIFE OR PROPERTY MAY BE AT STAKE.

SiTime owns all rights, title and interest to the intellectual property related to SiTime's products, including any software, firmware, copyright, patent, or trademark. The sale of SiTime products does not convey or imply any license under patent or other rights. SiTime retains the copyright and trademark rights in all documents, catalogs and plans supplied pursuant to or ancillary to the sale of products or services by SiTime. Unless otherwise agreed to in writing by SiTime, any reproduction, modification, translation, compilation, or representation of this material shall be strictly prohibited.