
Vishay Siliconix

4.5 V to 60 V Input, 2 A, 4 A, 6 A, 10 A Synchronous Buck Regulators



DESCRIPTION

The SiC46X is a family of wide input voltage high efficiency synchronous buck regulators with integrated high side and low side power MOSFETs. Its power stage is capable of supplying high continuous current at up to 2 MHz switching frequency. This regulator produces an adjustable output voltage down to 0.8 V from 4.5 V to 60 V input rail to accommodate a variety of applications, including computing, consumer electronics, telecom, and industrial.

SiC46X's architecture delivers ultrafast transient response with minimum output capacitance and tight ripple regulation at very light load. The device is stable with any capacitor and no external ESR network is required for loop stability. The device also incorporates a power saving scheme that significantly increases light load efficiency. The regulator integrates a full protection feature set, including over current protection (OCP), output overvoltage protection (OVP), short circuit protection (SCP), output undervoltage protection (UVP) and thermal shutdown (OTP). It also has UVLO for input rail and a user programmable soft start.

The SiC46X family is available in 2 A, 4 A, 6 A, 10 A pin compatible 5 mm by 5 mm lead (Pb)-free power enhanced MLP55-27L package.

TYPICAL APPLICATION CIRCUIT




Fig. 1 - Typical Application Circuit for SiC46X

FEATURES

- Versatile
 - Single supply operation from 4.5 V to 60 V input voltage
 - Adjustable output voltage down to 0.8 V
 - Scalable solution 2 A (SiC464), 4 A (SiC463),
 6 A (SiC462), 10 A (SiC461)
 - -Output voltage tracking and sequencing with pre-bias start up
 - ± 1 % output voltage accuracy at -40 °C to +125 °C
- Highly efficient
 - 98 % peak efficiency
 - 5 μA supply current at shutdown
 - 250 µA operating current not switching
- · Highly configurable
 - Adjustable switching frequency from 100 kHz to 2 MHz
 - Adjustable soft start and adjustable current limit
 - 3 modes of operation, forced continuous conduction, power save or ultrasonic
- · Robust and reliable
 - Output over-voltage protection
 - Output under-voltage / short circuit protection with auto retry
 - Power good flag and over temperature protection
 - Supported by Vishay PowerCAD online design simulation
- Design support tool
- PowerCAD online design simulation (https://vishay.transim.com)

APPLICATIONS

- POLs for telecom
- · Industrial and automation
- Industrial computing
- · Consumer electronics




Fig. 2 - Efficiency, SiC462 (6 A)

Vishay Siliconix

PIN CONFIGURATION




Fig. 3 - SiC46X Pin Configuration


| PIN DESCRIP | TION | |
|-------------------|--------------------|--|
| PIN NUMBER | SYMBOL | DESCRIPTION |
| 1 | V _{CIN} | Supply voltage for internal regulators V_{DD} and V_{DRV} . This pin should be tied to V_{IN} , but can also be connected to a lower supply voltage (> 5 V) to reduce losses in the internal linear regulators |
| 2 | P _{GOOD} | Open-drain power good indicator - high impedance indicates power is good. An external pull-up resistor is required |
| 3 | EN | Enable pin |
| 4 | BOOT | High-side driver bootstrap voltage |
| 5, 6 | PHASE | Return path of high-side gate driver |
| 7, 8, 29 | V _{IN} | Power stage input voltage. Drain of high-side MOSFET |
| 9, 10, 11, 17, 30 | P_{GND} | Power ground |
| 12, 13, 14 | SW | Power stage switch node |
| 15 | GL | Low-side MOSFET gate signal |
| 16 | V _{DRV} | Supply voltage for internal gate driver. When using the internal LDO as a bias power supply, V_{DRV} is the LDO output. Connect a 4.7 μ F decoupling capacitor to P_{GND} |
| 18 | ULTRASONIC | Float to disable ultrasonic mode, connect to V_{DD} to enable. Depending on the operation mode set by the mode pin, power save mode or forced continuous mode will be enabled when the ultrasonic mode is disabled |
| 19 | SS | Set the soft start ramp by connecting a capacitor to A _{GND} . An internal current source will charge the capacitor |
| 20 | V _{SNS} | Power inductor signal feedback pin for system stability compensation |
| 21 | COMP | Output of the internal error amplifier. The feedback loop compensation network is connected from this pin to the V _{FB} pin |
| 22 | V _{FB} | Feedback input for switching regulator used to program the output voltage - connect to an external resistor divider from V_{OUT} to A_{GND} |
| 23, 28 | A _{GND} | Analog ground |
| 24 | f _{SW} | Set the on-time by connecting a resistor to A _{GND} |
| 25 | I _{LIMIT} | Set the current limit by connecting a resistor to A _{GND} |
| 26 | V_{DD} | Bias supply for the IC. V _{DD} is an LDO output, connect a 1 μF decoupling capacitor to A _{GND} |
| 27 | Mode | Set various operation modes by connecting a resistor to A _{GND} . See specification table for details |



Vishay Siliconix

| ORDERING INFORMATION | | | | | |
|----------------------|---------------------|-----------------|--|--|--|
| PART NUMBER | PACKAGE | MARKING CODE | | | |
| SiC461ED-T1-GE3 | PowerPAK® MLP55-27L | SiC461 | | | |
| SiC461EVB | Reference | e board | | | |
| SiC462ED-T1-GE3 | PowerPAK® MLP55-27L | SiC462 | | | |
| SiC462EVB | Reference | e board | | | |
| SiC463ED-T1-GE3 | PowerPAK® MLP55-27L | SiC463 | | | |
| SiC463EVB | Reference | Reference board | | | |
| SiC464ED-T1-GE3 | PowerPAK® MLP55-27L | SiC464 | | | |
| SiC464EVB | Reference | Reference board | | | |

PART MARKING INFORMATION



= pin 1 indicator
 P/N = part number code
 = Siliconix logo
 = ESD symbol
 F = assembly factory code

Y = year code WW = week code LL = lot code

| ABSOLUTE MAXIMUM RATINGS (T _A = 25 °C, unless otherwise noted) | | | | | | |
|--|-----------------------------------|---|------|--|--|--|
| ELECTRICAL PARAMETER | CONDITIONS | LIMITS | UNIT | | | |
| EN, V _{CIN} , V _{IN} | Reference to P _{GND} | -0.3 to +66 | | | | |
| SW / PHASE | Reference to P _{GND} | -0.3 to +66 | | | | |
| V _{DRV} | Reference to P _{GND} | -0.3 to +6 | | | | |
| V _{DD} | Reference to A _{GND} | -0.3 to +6 | V | | | |
| SW / PHASE (AC) | 100 ns | -10 to +72 | | | | |
| BOOT | | -0.3 to V _{PHASE} + V _{DRV} | | | | |
| A _{GND} to P _{GND} | | -0.3 to +0.3 | 1 | | | |
| All other pins | Reference to A _{GND} | -0.3 to V _{DD} + 0.3 | | | | |
| Temperature | | | | | | |
| Junction temperature | T _J | -40 to +150 | °C | | | |
| Storage temperature | T _{STG} | -65 to +150 | | | | |
| Power Dissipation | | | | | | |
| Thermal resistance from junction to ambient | | 12 | °C/W | | | |
| Thermal resistance from junction to case | | 2 | C/VV | | | |
| ESD Protection | · | | | | | |
| Floatroatatic discharge protection | Human body model, JESD22-A114 | 3000 | V | | | |
| Electrostatic discharge protection | Charged device model, JESD22-A101 | 750 | | | | |

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating/conditions for extended periods may affect device reliability.

| RECOMMENDED OPERATING CONDITIONS (all voltages referenced to GND = 0 V) | | | | | |
|--|------|-------------|------------------------|------|--|
| PARAMETER | MIN. | TYP. | MAX. | UNIT | |
| Input voltage (V _{IN}) | 4.5 | - | 60 | | |
| Control input voltage (V _{CIN}) (1) | 4.5 | - | 60 | | |
| Enable (EN) | 0 | - | 60 | V | |
| Bias supply (V _{DD}) | 4.75 | 5 | 5.25 | V | |
| Drive supply voltage (V _{DRV}) | 4.75 | 5.3 | 5.5 | | |
| Output voltage (V _{OUT}) | 0.8 | - | 0.92 x V _{IN} | | |
| Temperature | | | <u> </u> | | |
| Recommended ambient temperature | | -40 to +105 | | °C | |
| Operating junction temperature | | -40 to +125 | | C | |

Note

(1) For input voltages below 5 V, provide a separate supply to V_{CIN} of at least 5 V to prevent the internal V_{DD} rail UVLO from triggering.



| PARAMETER | SYMBOL | TEST CONDITIONS | MIN. | TYP. | MAX. | UNIT |
|---|----------------------------|--|------|------|------|------|
| Power Supplies | | | | | | |
| N | V | $V_{IN} = V_{CIN} = 6 \text{ V to } 60 \text{ V},$ $V_{EN} = 5 \text{ V}, \text{ not switching}$ | 4.75 | 5 | 5.25 | ,, |
| V _{DD} supply | V_{DD} | $V_{IN} = V_{CIN} = 5 \text{ V},$ $V_{EN} = 5 \text{ V}, \text{ not switching}$ | 4.7 | - | - | V |
| V _{DD} dropout | V _{DD_DROPOUT} | $V_{IN} = V_{CIN} = 5 \text{ V}, I_{VDD} = 1 \text{ mA}$ | - | 70 | - | mV |
| V _{DD} UVLO threshold, rising | V _{DD_UVLO} | | 4 | 4.25 | 4.5 | V |
| V _{DD} UVLO hysteresis | V _{DD_UVLO_HYST} | | =. | 225 | - | mV |
| Maximum V _{DD} current | I _{DD} | $V_{IN} = V_{CIN} = 6 \text{ V to } 60 \text{ V}$ | 3 | - | - | mA |
| V _{DRV} supply | V_{DRV} | $V_{IN} = V_{CIN} = 6 \text{ V to } 60 \text{ V},$ $V_{EN} = 5 \text{ V}, \text{ not switching}$ | 5.1 | 5.3 | 5.55 | V |
| V _{DRV} Supply | V DRV | $V_{IN} = V_{CIN} = 5 \text{ V},$ $V_{EN} = 5 \text{ V}, \text{ not switching}$ | 4.8 | 5 | 5.2 | V |
| V _{DRV} dropout | V _{DRV_DROPOUT} | $V_{IN} = V_{CIN} = 5 \text{ V}, I_{VDD} = 10 \text{ mA}$ | - | 160 | - | mV |
| Maximum V _{DRV} current | I _{DRV} | $V_{IN} = V_{CIN} = 6 \text{ V to } 60 \text{ V}$ | 50 | - | - | mA |
| V _{DRV} UVLO threshold, rising | V _{DRV_UVLO} | | 4 | 4.25 | 4.25 | V |
| V _{DRV} UVLO hysteresis | V _{DRV_UVLO_HYST} | | - | 275 | - | mV |
| Input current | IV _{CIN} | Non-switching, $V_{FB} > 0.8 \text{ V}$ | - | 235 | 325 | μΑ |
| Shutdown current | IV _{CIN_SHDN} | $V_{EN} = 0 V$ | - | 4 | 8 | μ/\ |
| Controller and Timing | | | | | | |
| Feedback voltage | V_{FB} | T _J = 25 °C | 796 | 800 | 804 | m/V |
| | | $T_{J} = -40 ^{\circ}\text{C to} + 125 ^{\circ}\text{C} ^{(1)}$ | 792 | 800 | 808 | |
| V _{FB} input bias current | I _{FB} | | - | 2 | - | nA |
| Transconductance | g _m | | - | 0.3 | - | mS |
| COMP source current | I _{COMP_SOURCE} | | 15 | 20 | - | μA |
| COMP sink current | I _{COMP_SINK} | | 15 | 20 | - | |
| Minimum on-time | t _{ON_MIN} . | | - | 90 | 110 | ns |
| t _{ON} accuracy | t _{ON_ACCURACY} | | -10 | - | 10 | % |
| On-time range | t _{ON_RANGE} | | 110 | - | 8000 | ns |
| Frequency range | f _{kHz} | Ultrasonic mode enabled Ultrasonic mode disabled | 20 | - | 2000 | kHz |
| Minimum off-time | t _{OFF_MIN} . | | 190 | 250 | 310 | ns |
| Soft start current | I _{SS} | | 3 | 5 | 7 | μΑ |
| Soft start voltage | V_{SS} | When V _{OUT} reaches regulation | - | 1.5 | - | V |
| Power MOSFETs | | | | | | |
| High side on resistance | R _{ON_HS} | SiC461 (10 A), | =. | 18 | - | |
| Low side on resistance | R _{ON_LS} | $V_{DRV} = 5.3 \text{ V}, T_A = 25 ^{\circ}\text{C}$ | =. | 8 | - | |
| High side on resistance | R _{ON_HS} | SiC462 (6 A), | - | 25 | - | |
| Low side on resistance | R _{ON_LS} | V _{DRV} = 5.3 V, T _A = 25 °C | - | 11 | - | mΩ |
| High side on resistance | R _{ON_HS} | SiC463 (4 A), | - | 45 | - | |
| Low side on resistance | R _{ON_LS} | $V_{DRV} = 5.3 \text{ V}, T_A = 25 ^{\circ}\text{C}$ | - | 25 | - | |
| High side on resistance | R _{ON_HS} | SiC464 (2 A), | - | 50 | - | |
| Low side on resistance | R _{ON_LS} | $V_{DRV} = 5.3 \text{ V}, T_A = 25 ^{\circ}\text{C}$ | - | 30 | | |
| Fault Protections | | | | 1 | | |
| | | SiC461 (10 A), $R_{ILIM} = 60 \text{ k}\Omega$, $T_J = -10 \text{ °C to } +125 \text{ °C}$ | 10.4 | 13 | 15.6 | |
| Valley current limit | loce | SiC462 (6 A), $R_{ILIM} = 60 \text{ k}\Omega$, $T_J = -10 \text{ °C to } +125 \text{ °C}$ | 6.4 | 8 | 9.6 | - % |
| - | | SiC463 (4 A), $R_{ILIM} = 40 \text{ k}\Omega$, $T_J = -10 \text{ °C to } +125 \text{ °C}$ | 4.8 | 6 | 7.2 | |
| | | SiC464 (2 A), $R_{ILIM} = 60 \text{ k}\Omega$, $T_J = -10 ^{\circ}\text{C}$ to +125 $^{\circ}\text{C}$ | 3.2 | 4 | 4.8 | |
| Output OVP threshold | OVP | V _{FB} with respect to 0.8 V reference | - | 20 | - | |
| Output UVP threshold | UVP | .5 | - | -80 | - | |
| Over temperature protection | OTP _R | Rising temperature | - | 150 | - | °C |
| | OTP _{HYST} | Hysteresis | - | 35 | - | |

Vishay Siliconix

| ELECTRICAL SPECIFICATIONS ($V_{IN} = V_{CIN} = 48 \text{ V}$, $T_J = -40 ^{\circ}\text{C}$ to +125 $^{\circ}\text{C}$, unless otherwise stated) | | | | | | |
|---|--------------------------------|---|-----|-----|----------|------|
| PARAMETER | SYMBOL | SYMBOL TEST CONDITIONS | | | MAX. | UNIT |
| Power Good Power Good | | | | | | |
| Power good output threshold | V _{FB_RISING_VTH_OV} | V _{FB} rising above 0.8 V reference | - | 20 | - | % |
| Power good output threshold | V _{FB_FALLING_VTH_UV} | V _{FB} falling below 0.8 V reference | - | -10 | - | 70 |
| Power good hysteresis | P _{GOOD_HYST} | | - | 50 | - | mV |
| Power good on resistance | R _{ON_PGOOD} | | - | 7.5 | 15 | Ω |
| Power good delay time | t _{DLY_PGOOD} | | 15 | 25 | 35 | μs |
| EN / MODE / Ultrasonic Threshold | | | | | | |
| EN logic high level | V _{EN_H} | | 1.4 | - | - | V |
| EN logic low level | V _{EN_L} | | - | - | 0.4 |] |
| EN pull down resistance | R _{EN} | | - | 5 | - | МΩ |
| Ultrasonic mode high Level | U _{HIGH} | | 2 | - | - | V |
| Ultrasonic mode low level | U _{LOW} | | - | - | 0.8 |] |
| Mode pull up current | I _{MODE} | | 4.3 | 5.3 | 6.3 | μΑ |
| Mode1 | | Power save mode enabled, V _{DD} , V _{DRV} Pre-reg on | 0 | - | 0.7 | |
| Mode2 | | Power save mode disabled, V _{DD} , V _{DRV} Pre-reg on | 1.3 | - | 1.7 | |
| Mode3 | | Power save mode disabled, V _{DRV} Pre-reg off, V _{DD} Pre-reg on, provide external V _{DRV} | 2.3 | - | 2.7 | V |
| Mode4 | | Power save mode enabled, V _{DRV} Pre-reg off, V _{DD} Pre-reg on, provide external V _{DRV} | 3.3 | - | V_{DD} | |

Note

FUNCTIONAL BLOCK DIAGRAM




Fig. 4 - SiC46X Functional Block Diagram

⁽¹⁾ Guaranteed by design

Vishay Siliconix

OPERATIONAL DESCRIPTION

Device Overview

SiC46X is a high-efficiency synchronous buck regulator family capable of delivering up to 10 A continuous current. The device has programmable switching frequency of 100 kHz to 2 MHz. The control scheme is based on voltage mode constant on time. It delivers fast transient response and minimizes external components. It also enables loop stability regardless of the type of output capacitor used, including low-ESR ceramic capacitors. This device also incorporates a power saving feature by enabling diode emulation mode and frequency fold back as the load decreases.

SiC46X has a full set of protection and monitoring features:

- Over current protection in pulse-by-pulse mode
- Output overvoltage protection
- Output undervoltage protection with device latch
- Over temperature protection with hysteresis
- Dedicated enable pin for easy power sequencing
- Power good open drain output
- This device is available in MLP55-27L package to deliver high power density and minimize PCB area

Power Stage

SiC46X integrates a high-performance power stage with a 25 m Ω n-channel high side MOSFET and a 11 m Ω n-channel low side MOSFET. The MOSFETs are optimized to achieve up to 98 % efficiency.

The power input voltage (V_{IN}) can go up to 60 V and down as low as 4.5 V for power conversion.

Control Scheme

SiC46X employs a voltage - mode COT control mechanism in conjunction with adaptive zero current detection which allows for power saving in discontinuous conduction mode (DCM). The switching frequency, f_{SW} , is set by an external resistor to $A_{GND},\ R_{fsw}.$ The SiC46X operates between 200 kHz to 2 MHz depending on V_{IN} and V_{OUT} conditions.

$$R_{fsw} = \frac{V_{OUT}}{f_{sw} \times 190 \times 10^{-12}}$$

Note, that there is no V_{IN} dependency on f_{SW} as the ON-time adjusts as V_{IN} is varied. During steady-state operation, V_{COMP} is generated from the feedback voltage and internal 0.8 V reference inputs to the error amplifier. An externally generated ramp signal and V_{COMP} are fed into a comparator. Once V_{RAMP} crosses V_{COMP} , a single shot ON-time pulse is generated for a fixed time, programmed by the external R_{fsw} . During the ON-time pulse, the high side MOSFET will be turned ON. Once the ON-time pulse expires, the high side MOSFET is turned off and the low side MOSFET will be turned ON after a break-before-make period. The low side MOSFET will be on for duration of OFF-time pulse until V_{RAMP} crosses V_{COMP} . The cycle is then repeated.

Fig. 5 illustrates the basic block diagram for voltage mode constant on time architecture with external ripple injection while Fig. 6 illustrates the basic operational principle.




Fig. 5 - SiC46X Control Block Diagram




Fig. 6 - SiC46X Operational Principle

The need for ripple injection in this architecture is explained further below. First, let's understand the basic principles of this control architecture:

- The reference of a basic voltage mode COT regulator is replaced with a high gain error amplifier loop. This loop ensures the DC component of the output voltage follows the internal accurate reference voltage provides excellent regulation
- A second voltage feedback path via the V_{SNS} with a ripple injection scheme ensures rapid correction of the transient perturbation
- This establishes two voltage loops, one is the steady state voltage feedback path (via the FB pin) and the other is the feed forward path (via the V_{SNS} pin). This gives the user the best of both worlds; the fast transient response of a COT regulator, and the stable (jitter free), excellent line and load regulation performance of a PWM controller.

Choosing the Ripple Injection Component Values

For stability purposes the SiC46X requires adequate ripple injection amplitude. Adequate ripple amplitude is required for 2 main reasons:

- 1. To reduce jitter due to noise coupled into the system
- 2. To provide stable operation

Sub harmonic oscillation can occur with constant on time ripple control if below condition is not met.

$$R_{ESR} \times C_{OUT} > \frac{T_{ON}}{2}$$

Vishay Siliconix

Therefore, when the converter design uses an all ceramic output capacitor or other low ESR output capacitors, instability can occur. In order to avoid this, a ripple injection network is used to increase the equivalent R_{ESR} in order to satisfy the above condition.

The ripple injection amplitude must be large enough to avoid instability or noise sensitivity but not too large that it degrades transient performance.

To ensure stable operation under CCM, DCM and ultrasonic mode, minimum ripple amplitude of 200 mV is recommended for the SiC46X family of regulators.

Ripple amplitude is a function of frequency, V_{IN} and V_{OUT} .

$$V_{RIPPLE} = \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{(V_{IN} \times f_{sw} \times CX \times RX)}$$

The V_{SNS} pin has an equivalent resistance of 65 k Ω to GND. Choose CY to be 2 nF (see Fig. 5 above) to form a high pass filter in order not to distort the ripple injection signal.

CX is chosen to be 10 times greater than CY, $CX = 10 \times CY$ and solve for RX with $V_{RIPPLE} = 200 \text{ mV}$.

From the above equation for V_{RIPPLE} it is clear that the ripple amplitude is a function of V_{IN} , V_{OUT} , and switching frequency and should be adjusted whenever V_{IN} , V_{OUT} , or switching frequency is changed.

For a given buck regulator design, V_{OUT} and switching frequency is typically fixed, while the converter may be expected to work for a wide V_{IN} range. In such cases the user should calculate the ripple components for the lowest V_{IN} and ensure the minimum 200 mV V_{RIPPLE} condition is met. The ripple injection amplitude will increase as V_{IN} is increased ensuring stable operation over the wide V_{IN} range.

Let's consider a case where V_{OUT} is 5 V and the user requires a wide input range with a minimum V_{IN} of 12 V. The graph below shows the amplitude of V_{RIPPLE} as a function of V_{IN} .




Fig. 7 - Amplitude for $V_{OUT} = 5 V$

In order to ensure good transient load performance, it is recommended that the maximum V_{RIPPLE} over the range of operating conditions of the converter be kept under 1 V. The graph illustrates that a very wide range of V_{IN} from 12 V to 60 V is possible with the SiC46X with RX, CX, and CY components chosen to meet the V_{RIPPLE} requirements of 200 mV at 12 V input.

If the user's V_{IN} range is not wide, it is recommended to keep the V_{RIPPLE} amplitude range as low as possible (while still maintaining the minimum 200 mV ripple requirement) to obtain the best transient response and reduce output capacitor requirements.

Error Amplifier Compensation

The error amplifier in SiC46X needs to be externally compensated. Typically, the frequency of R_{COMP} and C_{COMP} is chosen to be around the resonance frequency of L_{OUT} and $C_{OUT}.$

$$R_{COMP} \times C_{COMP} = \sqrt{L_{OUT} \times C_{OUT}}$$

For good transient response, pick $C_{COMP} = 1$ nF, R_{COMP} can be calculated according the formula above.

Power-Save Mode, Mode Pin, and Ultrasonic Pin Operation

To improve efficiency at light-loads, SiC46X provides a set of innovative implementations to eliminate LS re-circulating current and switching losses. The internal zero crossing detector (ZCD) monitors SW node voltage to determine when inductor current starts to flow negatively. In power saving mode, as soon as inductor valley current crosses zero, the device first deploys diode emulation mode by turning off the LS FET. If load further decreases, switching frequency is reduced proportional to the load condition to save switching losses while keeping output ripple within tolerance. If the ultrasonic pin is tied to VDD, the minimum switching frequency in the discontinuous mode is 25 kHz to avoid switching frequencies in the audible range. If this feature is not required this ultrasonic mode can be disabled by floating the ultrasonic pin. When the ultrasonic mode is disabled, the regulator will either operate in forced continuous mode or in a power save mode where there is no limit to the lower frequency limit. In this state, at zero load switching frequency can go as low as hundreds of Hz.

To improve the converter efficiency, the user can choose to disable the internal V_{DRV} regulator by picking either mode 3 or mode 4 and connecting a 5 V supply to the V_{DRV} pin. This reduces power dissipation in the SiC46X by eliminating the V_{DRV} linear regulator losses.

The mode pin supports several modes of operation as shown in table 1. An internal current source is used to set the voltage on this pin using an external resistor:

Vishay Siliconix

| TABLE 1 - OPERATION MODES | | | | | | |
|---------------------------|------------------------|--------------------|--|--|--|--|
| MODE | RANGE (V) | POWER SAVE MODE | INTERNAL V _{DRV} REGULATOR | | | |
| 1 | 0 to 0.7 | Enabled | ON | | | |
| 2 | 1.3 to 1.7 | Disabled | ON | | | |
| 3 | 2.3 to 2.7 | Disabled | OFF (1) | | | |
| 4 | 3.3 to V _{DD} | Enabled | OFF ⁽¹⁾ | | | |

Note

(1) Connect a 5 V (± 5 %) supply to the V_{DRV} pin

The mode pin is not latched to any state and can be changed on the fly.

OUTPUT MONITORING AND PROTECTION FEATURES

Output Over-Current Protection (OCP)

SiC46X has cycle by cycle current limiting. The inductor valley current is monitored during LS FET turn-on period through $R_{DS(on)}$ sensing. After a pre-defined blanking time, the valley current is compared with an internal threshold. If monitored current is higher than threshold, HS turn-on pulse is skipped and LS FET is kept on until the valley current returns below OCP limit.

In a short circuit or a severe over-current condition, output undervoltage protection (UVP) will result in both the HS and LS FET turning off. See output undervoltage protection (UVP) section for more details.

OCP is enabled immediately after V_{CC} passes UVLO level. OCP is set by an external resistor to A_{GND} , R_{LIM} .

$$R_{LIM} = 480k / I_{OUT max.}$$




Fig. 8 - Over-Current Protection Illustration

Output Undervoltage Protection (UVP)

UVP is implemented by monitoring output through V_{FB} pin. If the voltage level at V_{FB} goes below 0.16 V (V_{OUT} is 20 % of V_{OUT} set point) for more than 25 μ s a UVP event is recognized and both HS and LS MOSFETs are turned off. After a time-out period equal to 20 soft start cycles, the IC attempts to re-start by going through a soft start cycle. If the fault condition still exists, the above cycle will be repeated. UVP is only active after the completion of soft-start sequence.

Output Over-Voltage Protection (OVP)

For OVP implementation, output is monitored through FB pin. After soft start, if the voltage level at FB is above 0.96 V (typ.) (V_{OUT} is 120 % of V_{OUT} set point), OVP is triggered with both the HS and LS MOSFETs turned off. Normal operation is resumed once FB voltage drops back to 0.96 V.

OVP is active immediately after V_{CC} passes UVLO level.

Over-Temperature Protection (OTP)

SiC46X has internal thermal monitor block that turns off both HS and LS FETs when junction temperature is above 150 °C (typ). A hysteresis of 35 °C is implemented, so when junction temperature drops below 115 °C, the device restarts by initiating soft-start sequence again.

Sequencing of Input / Output Supplies

SiC46X has no sequencing requirements on any of its input / output (V_{IN} , V_{DRV} , V_{DD} , V_{CIN} , EN) supplies or enables.

Enable

The SiC46X has an enable pin to turn the part on and off. Driving this pin high enables the device, while grounding it turns it off.

The SiC46X enable has a weak pull down to prevent unwanted turn on due to a floating GPIO.

There are no sequencing requirements w.r.t other input / output supplies.

Soft-Start

SiC46X soft-start time is adjustable by selecting a capacitor value from the following equation. Once V_{CC} is above UVLO level (2.55 V typ.), V_{OUT} will ramp up slowly, rising monotonically to the programmed output voltage. There is an internal 5 μA current source tied to the soft start pin which charges the external soft start cap.

$$SS time = \frac{C_{ext} \times 0.8 \text{ V}}{5 \mu A}$$

During soft-start period, OCP is activated. Short-circuit protection is not active until soft-start is complete.

Pre-Bias Start-Up

In case of pre-bias startup, output is monitored through FB pin. If the sensed voltage on FB is higher than the internal reference ramp value, control logic prevents HS and LS FET from switching to avoid negative output voltage spike and excessive current sinking through LS FET.

Vishay Siliconix




Fig. 9 - Pre-Bias Start-Up





Fig. 10 - P_{GOOD} Window and Timing Diagram

Power Good

SiC46X's power good is an open-drain output. Pull P_{GOOD} pin high up to 5 V through a 10K resistor to use this signal. Power good window is shown in the diagram above. If voltage level on FB pin is out of this window, PG signal is de-asserted by pulling down to GND. To prevent false triggering during transient events, P_{GOOD} has a 25 μs blanking time.

REFERENCE BOARD SCHEMATIC





| DESIGNATOR | QTY | VALUE | DESCRIPTION | PACKAGE | MANUFACTURER PART NUMBER | MANUFACTURER |
|---------------------------------|-----|-----------|---|----------------|------------------------------|-----------------------------|
| IC1_ SiC461/2/3/4 | 1 | SiC46X | 4.5 V to 60 V, 2 A to10 A, High Voltage microBUCK [®] | 5 mm x 5 mm | SIC462CD-T1-GE3 | Vishay |
| C1, C2, C8 | 2 | 0.1 μF | Ceramic cap: 0.1 µF / 100 V / X7R / 10 % / 0603 | 0603 | VJ0603Y104KXB | Vishay |
| C3 | 1 | 1 μF | Ceramic cap: 1 µF / 50 V / X7R /0603 /10 % | 0603 | VJ0603Y105KXA | Vishay |
| C4, C5, C6, C7 | 4 | 2.2 µF | Ceramic cap: 2.2 µF/100 V/ X7R/ 10 %/1210 | 1210 | VJ1210Y225MXB | Vishay |
| C9 | 1 | 1 nF | Ceramic cap: 1000 pF / 50 V / X7R / 0603 / 10 % | 0603 | VJ0603Y102KXA | Vishay |
| C10 | 1 | 10 nF | Ceramic cap: 0.01 µF / 50 V / X7R / 0603 / 5 % | 0603 | VJ0603Y103JXA | Vishay |
| C11 | 1 | 4.7 μF | Ceramic cap: 4.7 µF / 35 V / X7R / 10 % / 0805 | 0805 | VJ0805Y475KXX | Vishay |
| C12 | 1 | 2.2 nF | Ceramic cap: 2200 pF / 50 V / X7R / 0603 / 10 % | 0603 | VJ0603Y222KXA | Vishay |
| C13 | 1 | 22 nF | Ceramic cap: 0.02 µF / 50 V / X7R / 0603 / 10 % | 0603 | VJ0603Y223KXA | Vishay |
| C14 | 1 | 0.1 μF | Ceramic cap: 0.1 µF / 100 V / X7R / 10 % / 0603 | 0603 | VJ0603Y104KXB | Vishay |
| C15, C16, C17, C18, C19, C20 | 6 | 22 μF | Ceramic cap: 22 µF / 25 V / X7R / 10 % / 1210 | 1210 | VJ1210Y226KXX | Vishay |
| C21 | 1 | DNP | DNP | 0603 | DNP | |
| L1 | 1 | 5.6 µH | Inductor: 5.6 µH / 20 % / 19m DCR / 16A saturation | 4040 | IHLP4040DZER5R6M01 | Vishay |
| R1 | 1 | 100K | SMD / 100K / 1 % / 0603 | 0603 | CRCW0603100KFKTA | Vishay |
| R2 | 1 | 0 | SMD / 0 Ω / 0603 | 0603 | CRCW06030000ZSTA | Vishay |
| R3 | 1 | 560K | SMD / 560K / 1 % / 0603 | 0603 | CRCW0603560KFKTA | Vishay |
| R4 | 1 | 53.6K | SMD / 53.6K / 1 % / 0603 | 0603 | TNPW060353K6BEEN | Vishay |
| R5 | 1 | 2K | SMD / 2K / 1 % / 0603 | 0603 | CRCW06032K00FKTA | Vishay |
| R6 | 1 | 301K | SMD / 301K / 1 % / 0603 | 0603 | CRCW0603301KFKTA | Vishay |
| R7 | 1 | 499K | SMD / 499K / 1 % / 0603 | 0603 | CRCW0603499KFKTA | Vishay |
| R8 | 1 | 1M | SMD / 1000K / 1 % / 0603 | 0603 | CRCW06031M00FKTA | Vishay |
| R9 | 1 | 52.3K | SMD / 52.3K / 1 % / 0603 | 0603 | CRCW060352K3FKTA | Vishay |
| R10 | 1 | 10K | SMD / 10K / 0.1 % / 0603 | 0603 | TNPW060310K0BEEA | Vishay |
| R11 | 1 | 31.6K | SMD / 31.6K / 1 % / 0603 | 0603 | CRCW060331K6FKEA | Vishay |
| R12 | 1 | 52.3K | SMD 1 W / 10 W 52.3 kΩ 0.1 % | 0603 | TNPW060352K3BEEA | Vishay |
| R14 | 1 | DNP | DNP | DNP | DNP | , |
| R15 | 1 | 2.05K | SMD / 2.05K / 1 % / 0603 | 0603 | CRCW06032K05FKTA | Vishay |
| R16 | 1 | DNP | DNP | DNP | DNP | , |
| R17 | 1 | DNP | DNP | DNP | DNP | |
| IC1 | 1 | SiC46X | SIC462W_SIC46X5X5WC_SIC46X | | | |
| J1, J2, J3, J4, J8 | 5 | JUMPER | JUMPER_JUMPER2_JUMPER | | M20-9990246 | Harwin |
| J5 | 1 | CON4 | TERMINAL BLOCK 5.08 mm VERT 4POS | | ED120/4DS | On Shore Technology Inc. |
| J6 | 1 | PGD | Circuit Board Hardware - PCB TEST POINT WHITE | | Keystone Electronics 5002 | Keystone Electronics |
| J7 | 1 | V_{DRV} | Circuit Board Hardware - PCB TEST POINT WHITE | | Keystone Electronics 5002 | Keystone Electronics |
| J9 | 1 | EN | Circuit Board Hardware - PCB TEST POINT WHITE | | Keystone Electronics 5002 | Keystone Electronics |
| J10 | 1 | GND | Circuit Board Hardware - PCB TEST POINT WHITE | | Keystone Electronics 5002 | Keystone Electronics |
| TP1, TP3, TP2, TP4 | 4 | Test pin | Circuit Board Hardware - PCB TEST POINT WHITE | | Keystone Electronics 5002 | Keystone Electronics |

Vishay Siliconix

EXTERNAL COMPONENT SELECTION FOR THE SIC46X

A reference design has been developed to illustrate how to choose component values for proper operation of the SiC46X. The schematic for the demo board is shown in Fig. 11 and Table 2.

CONNECTION AND SIGNAL / TEST POINTS

Power Sockets

 V_{IN}, GND (J5, Pin 1 and Pin 2): input voltage source with V_{IN} to be positive.

Connect to a voltage source: 6.5 V to 60 V. Note, as the output voltage is set to 5 V, the minimum input voltage will be $\sim\!6.2 \text{ V}$ as the SiC46X family is capable of a maximum duty cycle of $\sim\!80 \text{ \%}$.

 V_{OUT}, GND (J5, Pin 3, and Pin 4): output voltage with V_{OUT} to be positive

Connect to a load that draws no more than: SiC461 – 10 A, SiC462 - 6 A, SiC463 - 3 A, SiC464 - 2 A.

Note

- The output capacitors are rated to 25 V. Should a higher output voltage be required, the output capacitors should be changed to an appropriate higher voltage
- 5 V, GND (J7): external 5 V MOSFET gate voltage source with 5 V to be the positive input. Apply 5 V when mode 3 or mode 4 is selected

SELECTION JUMPERS

Mode Select

J1, J2, J3, and J4: there are 4 jumpers which allow the user to select one of four modes of operation.

Mode1 - SHORT J1 Power Save, VDRV and Pre-reg on

Mode2 - SHORT J2 Forced PWM, VDRV and Pre-reg on

Mode3 – SHORT J3 Forced PWM, V_{DRV} and Pre-reg off – external 5 V supply

Mode4 - SHORT J4 Power Save, V_{DRV} and Pre-reg off - external 5 V supply

V_{DRV} External Supply

J8: this is the terminal that enables the user to supply an external MOSFET gate driver supply if an external 5 V supply is available. This should only be used in modes 3 and 4.

Enable

J10: this is the terminal that enables the part.

The EN pin has an internal pull down resistor and only requires an enable voltage. This needs to be greater than 1.4 V. An input voltage or a resistor connected across V_{IN} and EN can be used. The internal pull down resistance is $5~\text{M}\Omega$.

Ultrasonic

J9: this is jumper that will enable the user to select the ultrasonic mode of operation. In ultrasonic mode the minimum frequency of operation is 20 kHz, above the audible range. When not in ultrasonic mode the frequency can drop below 20 kHz.

OPEN J9 - Ultrasonic disabled

SHORT J9 - Ultrasonic enabled

SIGNALS AND TEST LEADS

Input Voltage Sense

 $V_{\rm IN_SENSE}$ (TP1), GND_{IN_SENSE} (TP2): this allows the user to measure the voltage at the input of the regulator and remove any losses generated due to the connections, from the measurement. This can also be used by a power source with sense capability.

OUTPUT VOLTAGE SENSE

V_{OUT_SENSE} (TP5), GND_{OUT_SENSE} (TP6): this allows the user to measure the voltage at the output of the regulator and remove any losses generated due to the connections, from the measurement. This can also be used by an active load with sense capability.

Power Good Indicator

PGD: is an open drain output and is pulled up with a 10 k Ω resistor to V_{IN}. When FB or V_{OUT} are within -10 % to +20 % of the set voltage this pin will go HI to indicate the output is okay.

Power Up Procedure

Before turning on the reference board, the user needs to select one of the four modes by shorting one jumper (see section on mode selection). If mode 3 or 4 is selected, make sure V_{DRV} pin is supplied by external 5 V. There is no specific power sequence requirement to power up the board. The recommended power sequence is as follow:

 $V_{IN} \rightarrow V_{DRV}$ (if any) \rightarrow ENABLE.

Snubber Circuit

When applying higher than 48 V to the input it is reasonable to install a RC snubber from LX to GND if needed however this will affect efficiency. There are place holders on the reference board, R16 and C16 for the snubber. Values of 4 Ω and 1 nF are a reasonable starting point.

Adjustments to the Reference Board

An excel spread sheet is provided, if some adjustments are required to modify the board. Based on the spread sheet, user can modify output voltage, switching frequency, inductor value, input capacitance, output capacitance, soft start time, voltage injection network, compensation circuit, and overcurrent limit.

OUTPUT VOLTAGE ADJUSTMENT

If a different output voltage is needed, simply change the value of V_{OUT} and solve for R_{12} based on the following formula:

$$R_{12} = \frac{R_{13}(V_{OUT} - V_{FB})}{V_{FB}}$$

Where V_{FB} is 0.8 V for the SiC46X. R_{BOTTOM} (R₁₃) should be a maximum of 10 k Ω to prevent V_{OUT} from drifting at no load.

Vishay Siliconix

CHANGING SWITCHING FREQUENCY

The following equation illustrates the relationship between on-time, V_{IN} , V_{OUT} , and R_{fsw} value:

$$R_{fsw} = R_7 = \frac{V_{OUT}}{f_{sw} \times 190 \times 10^{-12}}$$

OUTPUT RIPPLE VOLTAGE

There is no requirement for this converter to see output capacitor ripple voltage in the control loop as a voltage injection circuit is employed; the voltage injection ramp is used to alert the converter to the next switch event.

Output ripple voltage is measured with a tip and barrel measurement across C_{OUT} ; the barrel of the probe is the GND / 0 V connection and this removes the effect of the long GND / 0 V leads of the probe. Typically output ripple voltage is set to 3 % to 5 % of the output voltage, but an all ceramic output solution can bring output ripple voltage to a much lower level since the ESR of ceramics can be in the range of $m\Omega$'s.

VOLTAGE INJECTION NETWORK

This is the network seen placed across the output inductor in the schematic consisting of R_{15} , C_{12} and C_{13} . A quick method to add or remove injection is to reduce or increase R_{15} .

The time constant of the voltage injection network is as follows:

$$\tau_{IN,IFCTION} = R_X \times C_X$$

In order to set a correct magnitude, the SiC46X requires around 200 mV, the following equation is used:

$$R_{X} = (V_{IN} - V_{OUT}) \times \left(\frac{V_{OUT}}{V_{IN} \times f_{sw} \times C_{X} \times V_{INJECTION}} \right)$$

Where $V_{\text{INJECTION}} = 200 \text{ mV}$ is the midpoint of the ripple injection RC circuit.




Fig. 11 - Voltage Injection Circuit

Compensation

The COT loop uses a transconductance amplifier to convert a proportional current from the output voltage, V_{FB} . This has the effect of offering a high impedance at the V_{FB} node, however this circuitry is left with a wide bandwidth to accommodate the different switching frequencies. This will require rolling off with an RC circuit, use the following equation:

$$R_{COMP} = \frac{\sqrt{L \times C_{OUT}}}{C_{COMP}}$$

C_{COMP} will be set to 1 nF. This provides a frequency breakpoint around the LC filter peak. It may be necessary to reduce the roll off further, this can be a choice of the designer but an example might be to start at 1/2 the LC filter peak frequency. This will affect the transient response time, something to note is the minimal phase delay in the COT topology and its fast response compared to PWM converters.

INDUCTOR SELECTION

The choice of inductor is specific to each application and quickly determined with the following equations:

$$t_{ON} = \frac{V_{OUT}}{V_{IN \text{ max.}} x f_{sw}}$$

and

$$L = \frac{(V_{IN} - V_{OUT}) \times t_{ON}}{I_{OUT_MAX.} \times K}$$

Where K is a percentage of maximum output current ripple required. The designer can quickly make a choice of inductor if the ripple percentage is decided, usually no more than 30 % however higher or lower percentages of I_{OUT} can be acceptable depending on application. This device allows choices larger than 30 %.

Other than the inductance the DCR and saturation current parameters are key values. The DCR causes an I²R loss which will decrease the system efficiency and generate heat. The saturation current has to be higher than the maximum output current plus ½ of the ripple current. In an over current condition the inductor current may be very high. All this needs to be considered when selecting the inductor.

On this board Vishay IHLP series inductors are used to meet cost requirement and high efficiency, a part that utilizes a material that has incredible saturation behaviour compared to competing products.



Vishay Siliconix

OUTPUT CAPACITOR SELECTION

Voltage rating, ESR, transient response, overall PCB area and cost are requirements for selecting output capacitors. The types of capacitors and there general advantages and disadvantages are covered next.

Electrolytic have high ESR, dry out over time so ripple current rating must be examined and have slower transient response, but are fairly inexpensive for the amount of overall capacitance.

Tantalums can come in low ESR varieties and high capacitance value for its overall size, but they fail short when damaged and also have slower transient response.

Ceramics have very low ESR, fast transient response and overall small size, but come in low capacitance values compared to the others types. A combination of technology is sensible, however these converters suit an ceramic solution also

The output capacitance will be determined by the ripple voltage requirement. Voltage mode COT topology can work with very small values of capacitor ESR.

The following equations are used to calculate the size needed to meet a transient load response:

$$I_{LPK} = I_{max.} + 0.5 \times I_{RIPPLE max.}$$

and

$$C_{OUT_min.} = I_{LPK} x \frac{I_{LPK}^2}{V_{OUT}} - \frac{I_{max}^2 x dt}{dI_{LOAD}}$$

Where I_{LPK} is the peak inductor current, $I_{MAX.}$ is the maximum output current, dI_{LOAD} is the current step in μ s and V_{PK} is the peak voltage, the output voltage summed with the specified over and under shoot.

The evaluation PCB is fitter with 66 µF.

ENABLE PIN VOLTAGE

The EN pin has an internal pull down resistor and only requires an enable voltage. This needs to be greater than 1.4 V. An input voltage or a resistor connected across V_{IN} and EN can be used. The internal pull down resistance is $5~\text{M}\Omega.$

SOFT START SETTING

Soft start is a useful function helping to limit the current magnitude from the source at switch on. This is simply set with a ceramic capacitor using the following equation:

$$t_{SS} = \frac{C_{SS} \times 0.8}{5 \times 10^{-6}}$$

A 100 nF capacitor will provide ~ 16 ms soft start time. V_{DD} pin will need to be decoupled in order to provide a stable voltage internally and externally. The value for this capacitor is recommended as \geq 1 μ F.

CURRENT LIMIT RESISTOR

The current limit is set by placing a resistor between I_{LIM} and A_{GND} . The values can be found using the following equation:

$$R_{LIM} = \frac{480\ 000}{I_{OUT\ max.}}$$

INPUT CAPACITANCE

In order to keep the design compact and minimize parasitic elements, ceramic capacitors will be chosen. The initial requirement for the input capacitance is decided by the maximum input voltage, 60 V in this case however a 100 V rated capacitor will be chosen of the X7R variety. The footprint will be a compact 1206.

In order to determine the minimum capacitance the input voltage ripple needs to be specified; $V_{CINPP} \leq 500$ mV is a suitable starting point. This magnitude is determined by the final application specification. The input current needs to be determined for the lowest operating input voltage,

$$I_{CIN(RMS)} = I_{O} \times \sqrt{D \times (1-D) + \frac{1}{12} \times \left(\frac{V_{OUT}}{L \times f_{sw} \times I_{OUT}}\right)^{2} \times (1-D)^{2} \times D}}$$

The minimum input capacitance can then be found,

$$C_{IN_min.} = I_{OUT} x \frac{D - (1 - D)}{V_{CINPKPK} x f_{sw}}$$

For output voltage greater than 5 V the input capacitance should be increased accordingly. As the output power increases so does the input voltage ripple, the evaluation PCB has $4.4~\mu F$.

Note

 If the input voltage becomes very small then extra capacitance needs adding to the input as the ripple will affect the duty cycle calculation when larger current is required

Vishay Siliconix

ELECTRICAL CHARACTERISTICS (V_{IN} = 48 V, V_{OUT} = 5 V, f_{sw} = 300 kHz, SiC462 (6 A) unless noted otherwise)




Fig. 12 - Efficiency vs. Output Current (V_{OUT} = 12 V, f_{sw} = 500 kHz)




Fig. 13 - Efficiency vs. Output Current $(V_{OUT} = 5 \text{ V}, f_{sw} = 300 \text{ kHz})$




Fig. 14 - On Resistance vs. Junction Temperature




Fig. 15 - Efficiency vs. Output Current (V_{OUT} = 12 V, f_{sw} = 500 kHz)




Fig. 16 - Efficiency vs. Output Current (V_{OUT} = 5 V, f_{sw} = 300 kHz)




Fig. 17 - Input Current vs. Junction Temperature

Vishay Siliconix

ELECTRICAL CHARACTERISTICS (V_{IN} = 48 V, V_{OUT} = 5 V, f_{sw} = 300 kHz, SiC462 (6 A) unless noted otherwise)




Fig. 18 - Shutdown Current vs. Input Voltage




Fig. 19 - Load Regulation, V_{OUT} = 12 V




Fig. 20 - EN Logic Threshold vs. Junction Temperature




Fig. 21 - Shutdown Current vs. Junction Temperature




Fig. 22 - Line Regulation, V_{OUT} = 12 V




Fig. 23 - EN Current vs. Junction Temperature

Vishay Siliconix

ELECTRICAL CHARACTERISTICS (V_{IN} = 48 V, V_{OUT} = 5 V, f_{sw} = 300 kHz, SiC462 (6 A) unless noted otherwise)




Fig. 24 - Voltage Reference vs. Junction Temperature




Fig. 27 - Load Transient (3 A to 6 A), (6 A to 3 A), Time = $100 \mu s/div$




Fig. 25 - Start-Up with EN, Time = 1 ms/div




Fig. 28 - Line Transient (8 V to 48 V), Time = 10 ms/div




Fig. 26 - Start-Up with V_{IN}, Time = 5 ms/div






Fig. 29 - Output Ripple 2 A, Time = $5 \mu s/div$

Vishay Siliconix

ELECTRICAL CHARACTERISTICS ($V_{IN} = 48 \text{ V}$, $V_{OUT} = 5 \text{ V}$, $f_{sw} = 300 \text{ kHz}$, SiC462 (6 A) unless noted otherwise)








Fig. 31 - Output Ripple PSM, Time = 10 ms/div

Vishay Siliconix

PCB LAYOUT RECOMMENDATIONS

Step 1: V_{IN}/GND Planes and Decoupling




Fig. 32

- 1. Layout V_{IN} and P_{GND} planes as shown above.
- 2. Ceramic capacitors should be placed between V_{IN} and P_{GND} , and very close to the device for best decoupling effect.
- Different values / packages of ceramic capacitors should be used to cover entire decoupling spectrum e.g. 1210 and 0603.
- 4. Smaller capacitance values, placed closer to device's V_{IN} pin(s), is better for high frequency noise absorbing.

Step 2: V_{CIN} Pin




Fig. 33

- 1. V_{CIN} (pin 1) is the input pin for both internal LDO and t_{ON} block. T_{ON} time varies based on input voltage. It's necessary to put a decoupling capacitor close to this pin.
- 2. The connection can be made through a via and the cap can be placed at bottom layer.

Step 3: V_{SWH} Plane





Fig. 34

- Connect output inductor to SiC462 with large plane to lower the resistance.
- 2. If any snubber network is required, place the components on the bottom side as shown above.

Step 4: V_{DD}/V_{DRV} Input Filter



- C_{VDD} cap should be placed between pin 26 and pin 23 (the A_{GND} of driver IC) to achieve best noise filtering.
- 2. C_{VDRV} cap should be placed close to V_{DRV} (pin 16) and P_{GND} (pin 17) to reduce effects of trace impedance and provide maximum instantaneous driver current for low side MOSFET during switching cycle.

Vishay Siliconix

Step 5: BOOT Resistor and Capacitor Placement




Fig. 36

- These components need to be placed very close to SiC462, right between PHASE (pin 5, 6) and BOOT (pin 4).
- 2. In order to reduce parasitic inductance, it is recommended to use 0402 chip size for the resistor and the capacitor.

Step 6: Signal Routing




Fig. 37

- 1. Separate the small analog signal from high current path. As shown above, the high current paths with high dv/dt, di/dt are placed on the left side of the IC, while the small control signals are placed on the right side of the IC. All the components for small analog signal should be placed closer to IC with minimum trace length.
- 2. Pin 23 is the IC analog ground, which should have a single connection to power ground. The A_{GND} ground plane connected with pin 23 helps keep A_{GND} quiet and improve noise immunity.
- 3. Feedback signal can be routed through inner layer. Make sure this signal is far away from V_{SWH} node and shielded by inner ground layer.
- Ripple injection circuit can be placed next to inductor. Kelvin connection as shown above is recommended.



Vishay Siliconix

Step 7: Adding Thermal Relief Vias and Duplicate Power Path Plane




Fig. 38

- 1. Thermal relief vias can be added on the V_{IN} and P_{GND} pads to utilize inner layers for high-current and thermal dissipation.
- 2. To achieve better thermal performance, additional vias can be put on V_{IN} and P_{GND} plane. Also, it is necessary to duplicate the V_{IN} and ground planes at bottom layer to maximize the power dissipation capability from PCB.
- 3. V_{SWH} pad is a noise source and not recommended to put vias on this pad.
- 4. 8 mil drill for pads and 10 mils drill for plane are optional via sizes. The vias on pads may drain solder during assembly and cause assembly issues. Please consult with the assembly house for guidelines.

Step 8: Ground Layer





Fig. 39

- It is recommended to make the entire inner layer (next to top layer) ground plane.
- 2. This ground plane provides shielding between noise source on top layer and signal trace within inner layer.
- 3. The ground plane can be broken into two sections as $P_{\mbox{\scriptsize GND}}$ and $A_{\mbox{\scriptsize GND}}.$

Vishay Siliconix

PACKAGE OUTLINE DRAWING PowerPAK® MLP55-27



| DIM | | MILLIMETERS | | | INCHES | |
|------------------|-----------|-------------|------|-----------|------------|-------|
| DIM. | MIN. | NOM. | MAX. | MIN. | NOM. | MAX. |
| A ⁽⁸⁾ | 0.70 | 0.75 | 0.80 | 0.027 | 0.029 | 0.031 |
| A1 | 0.00 | - | 0.05 | 0.000 | - | 0.002 |
| A2 | | 0.20 ref. | | | 0.008 ref. | |
| b ⁽⁴⁾ | 0.20 | 0.25 | 0.30 | 0.078 | 0.098 | 0.011 |
| D | | 5.00 BSC | | | 0.196 BSC | |
| е | | 0.50 BSC | | | 0.019 BSC | |
| e1 | | 0.65 BSC | | | 0.0256 BSC | |
| Е | | 5.00 BSC | | | 0.196 BSC | |
| L | 0.35 | 0.40 | 0.45 | 0.014 | 0.016 | 0.018 |
| N ⁽³⁾ | | 28 | | | 28 | |
| D2-1 | 3.25 | 3.30 | 3.35 | 0.128 | 0.130 | 0.132 |
| D2-2 | 0.95 | 1.00 | 1.05 | 0.037 | 0.039 | 0.041 |
| D2-3 | 1.95 | 2.00 | 2.05 | 0.077 | 0.079 | 0.081 |
| D2-4 | 1.37 | 1.42 | 1.47 | 0.054 | 0.056 | 0.058 |
| E2-1 | 0.95 | 1.00 | 1.05 | 0.037 | 0.039 | 0.041 |
| E2-2 | 2.55 | 2.60 | 2.65 | 0.100 | 0.102 | 0.104 |
| E2-3 | 2.55 | 2.60 | 2.65 | 0.100 | 0.102 | 0.104 |
| E2-4 | 1.58 | 1.63 | 1.68 | 0.062 | 0.064 | 0.066 |
| F1 | 0.20 | - | 0.25 | 0.008 | - | 0.010 |
| F2 | 0.20 min. | | | | 0.008 min. | |
| K | 0.40 BSC | | | 0.016 BSC | | |
| K1 | 0.70 BSC | | | 0.028 BSC | | |
| K2 | 0.70 BSC | | | 0.028 BSC | | |
| K3 | | 0.30 BSC | | | 0.012 BSC | |

Notes

- 1. Use millimeters as primary measurement
- 2. Dimensioning and tolerances conform to ASME Y14.5M 1994
- 3. N is the number of terminals, Nd is the number of terminals in x-direction, and Ne is the number of terminals in y-direction
- 4. Dimension b applies to plated terminal and is measured between 0.20 mm and 0.25 mm from terminal tip
- 5. The pin #1 identifier must be existed on the top surface of the package by using indentation mark or other feature of package body
- 6. Exact shape and size of this feature is optional
- 7. Package warpage max. 0.08 mm
- 8. Applied only for terminals





| PRODUCT SUMMARY | |
|-------------------------------|---|
| Part number | SiC461 |
| Description | 10 A, 4.5 V to 60 V input, 100 kHz to 2 MHz, synchronous buck regulator |
| Input voltage min. (V) | 4.5 |
| Input voltage max. (V) | 60 |
| Output voltage min. (V) | 0.8 |
| Output voltage max. (V) | 0.92 x V _{IN} |
| Continuous current (A) | 10 |
| Switch frequency min. (kHz) | 100 |
| Switch frequency max. (kHz) | 2000 |
| Pre-bias operation (yes / no) | Υ |
| Internal bias reg. (yes / no) | Υ |
| Compensation | External |
| Enable (yes / no) | Υ |
| P _{GOOD} (yes / no) | Υ |
| Over current protection | Y |
| Protection | OVP, OCP, UVP/SCP, OTP, UVLO |
| Light load mode | Selectable powersave / ultrasonic |
| Peak efficiency (%) | 98 |
| Package type | PowerPAK MLP 55-27L |
| Package size (W, L, H) (mm) | 5 x 5 x 0.75 |
| Status code | 1 |



| PRODUCT SUMMARY | |
|-------------------------------|--|
| Part number | SiC462 |
| Description | 6 A, 4.5 V to 60 V input, 100 kHz to 2 MHz, synchronous buck regulator |
| Input voltage min. (V) | 4.5 |
| Input voltage max. (V) | 60 |
| Output voltage min. (V) | 0.8 |
| Output voltage max. (V) | 0.92 x V _{IN} |
| Continuous current (A) | 6 |
| Switch frequency min. (kHz) | 100 |
| Switch frequency max. (kHz) | 2000 |
| Pre-bias operation (yes / no) | Υ |
| Internal bias reg. (yes / no) | Y |
| Compensation | External |
| Enable (yes / no) | Υ |
| P _{GOOD} (yes / no) | Y |
| Over current protection | Y |
| Protection | OVP, OCP, UVP/SCP, OTP, UVLO |
| Light load mode | Selectable powersave / ultrasonic |
| Peak efficiency (%) | 98 |
| Package type | PowerPAK MLP 55-27L |
| Package size (W, L, H) (mm) | 5 x 5 x 0.75 |
| Status code | 1 |



| PRODUCT SUMMARY | |
|-------------------------------|--|
| Part number | SiC463 |
| Description | 4 A, 4.5 V to 60 V input, 100 kHz to 2 MHz, synchronous buck regulator |
| Input voltage min. (V) | 4.5 |
| Input voltage max. (V) | 60 |
| Output voltage min. (V) | 0.8 |
| Output voltage max. (V) | 0.92 x V _{IN} |
| Continuous current (A) | 4 |
| Switch frequency min. (kHz) | 100 |
| Switch frequency max. (kHz) | 2000 |
| Pre-bias operation (yes / no) | Υ |
| Internal bias reg. (yes / no) | Y |
| Compensation | External |
| Enable (yes / no) | Υ |
| P _{GOOD} (yes / no) | Y |
| Over current protection | Y |
| Protection | OVP, OCP, UVP/SCP, OTP, UVLO |
| Light load mode | Selectable powersave / ultrasonic |
| Peak efficiency (%) | 98 |
| Package type | PowerPAK MLP 55-27L |
| Package size (W, L, H) (mm) | 5 x 5 x 0.75 |
| Status code | 1 |




Vishay Siliconix

| PRODUCT SUMMARY | | | | |
|-------------------------------|--|--|--|--|
| Part number | SiC464 | | | |
| Description | 2 A, 4.5 V to 60 V input, 100 kHz to 2 MHz, synchronous buck regulator | | | |
| Input voltage min. (V) | 4.5 | | | |
| Input voltage max. (V) | 60 | | | |
| Output voltage min. (V) | 0.8 | | | |
| Output voltage max. (V) | 0.92 x V _{IN} | | | |
| Continuous current (A) | 2 | | | |
| Switch frequency min. (kHz) | 100 | | | |
| Switch frequency max. (kHz) | 2000 | | | |
| Pre-bias operation (yes / no) | Y | | | |
| Internal bias reg. (yes / no) | Υ | | | |
| Compensation | External | | | |
| Enable (yes / no) | Y | | | |
| P _{GOOD} (yes / no) | Υ | | | |
| Over current protection | Y | | | |
| Protection | OVP, OCP, UVP/SCP, OTP, UVLO | | | |
| Light load mode | Selectable powersave / ultrasonic | | | |
| Peak efficiency (%) | 98 | | | |
| Package type | PowerPAK MLP 55-27L | | | |
| Package size (W, L, H) (mm) | 5 x 5 x 0.75 | | | |
| Status code | 1 | | | |

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package / tape drawings, part marking, and reliability data, see www.vishay.com/ppg?65124.

Vishay Siliconix

PowerPAK® MLP55-27 Case Outline




| DIM. | MILLIMETERS | | | INCHES | | | |
|------------------|-------------|-----------|------|--------|------------|-------|--|
| | MIN. | NOM. | MAX. | MIN. | NOM. | MAX. | |
| A (8) | 0.70 | 0.75 | 0.80 | 0.027 | 0.029 | 0.031 | |
| A1 | 0.00 | _ | 0.05 | 0.000 | - | 0.002 | |
| A2 | | 0.20 ref. | | | 0.008 ref. | | |
| b ⁽⁴⁾ | 0.20 | 0.25 | 0.30 | 0.078 | 0.098 | 0.110 | |
| D | | 5.00 BSC | | | 0.196 BSC | | |
| е | | 0.50 BSC | | | 0.019 BSC | | |
| e1 | | 0.65 BSC | | | 0.0256 BSC | | |
| E | | 5.00 BSC | | | 0.196 BSC | | |
| L | 0.35 | 0.40 | 0.45 | 0.014 | 0.016 | 0.018 | |
| N (3) | | 28 | | | 28 | | |
| D2-1 | 3.25 | 3.30 | 3.35 | 0.128 | 0.130 | 0.132 | |
| D2-2 | 0.95 | 1.00 | 1.05 | 0.037 | 0.039 | 0.041 | |
| D2-3 | 1.95 | 2.00 | 2.05 | 0.077 | 0.079 | 0.081 | |
| D2-4 | 1.37 | 1.42 | 1.47 | 0.054 | 0.056 | 0.058 | |
| E2-1 | 0.95 | 1.00 | 1.05 | 0.037 | 0.039 | 0.041 | |
| E2-2 | 2.55 | 2.60 | 2.65 | 0.100 | 0.102 | 0.104 | |
| E2-3 | 2.55 | 2.60 | 2.65 | 0.100 | 0.102 | 0.104 | |
| E2-4 | 1.58 | 1.63 | 1.68 | 0.062 | 0.064 | 0.066 | |
| F1 | 0.20 | - | 0.25 | 0.008 | 1 | 0.010 | |
| F2 | | min. 0.20 | | | min. 0.008 | | |
| K | | 0.40 BSC | | | 0.016 BSC | | |
| K1 | | 0.70 BSC | | | 0.028 BSC | | |
| K2 | | 0.70 BSC | | | 0.028 BSC | | |
| K3 | | 0.30 BSC | | | 0.012 BSC | | |

Notes

- (1) Use millimeters as the primary measurement
- (2) Dimensioning and tolerances conform to ASME Y14.5M. 1994
- (3) N is the number of terminals.
- (4) Dimension b applies to plated terminal and is measured between 0.20 mm and 0.25 mm from terminal tip
- (5) The pin #1 identifier must be existed on the top surface of the package by using indentation mark or other feature of package body
- (6) Exact shape and size of this feature is optional
- (7) Package warpage max. 0.08 mm
- (8) Applied only for terminals



Recommended Land Pattern PowerPAK® MLP55-27L



All dimensions in millimeters

| | Component for MLP55-27L |
|--|----------------------------|
| | Land pattern for MLP55-27L |



Legal Disclaimer Notice

Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.