S-8211E Series

BATTERY PROTECTION IC FOR 1-CELL PACK

© Seiko Instruments Inc., 2009-2013

The S-8211E Series has high-accuracy voltage detections circuit and delay circuits. The S-8211E Series is suitable for monitoring overcharge and overdischarge of 1-cell lithium ion / lithium polymer rechargeable battery pack.

Features

www.sii-ic.com

- (1) High-accuracy voltage detection circuit 3.6 V to 4.5 V (5 mV step) • Overcharge detection voltage Accuracy ±25 mV (+25°C) Accuracy $\pm 30 \text{ mV} (-5^{\circ}\text{C to } +55^{\circ}\text{C})$ 3.5 V to 4.4 V^{*1} • Overcharge release voltage Accuracy ±50 mV 2.0 V to 3.0 V (10 mV step) • Overdischarge detection voltage Accuracy ±50 mV • Overdischarge release voltage 2.0 V to 3.4 V^{*2} Accuracy ±100 mV (2) Detection delay times are generated by an internal circuit (external capacitors are unnecessary) Accuracy ±20% (3) Wide operating temperature range -40°C to +85°C (4) Low current consumption · During operation 3.0 μA typ., 5.5 μA max. (+25°C) During overdischarge 2.0 μA typ., 3.5 μA max. (+25°C) (5) Output logic of CO pin is selectable. Active "H", Active "L" (6) Lead-free, Sn 100%, halogen-free^{*3}
 - *1. Overcharge release voltage = Overcharge detection voltage Overcharge hysteresis voltage (Overcharge hysteresis voltage can be selected as 0 V or from a range of 0.1 V to 0.4 V in 50 mV step.)
 - *2. Overdischarge release voltage = Overdischarge detection voltage + Overdischarge hysteresis voltage (Overdischarge hysteresis voltage can be selected as 0 V or from a range of 0.1 V to 0.7 V in 100 mV step.)
 - *3. Refer to "■ Product Name Structure" for details.

Applications

- Lithium-ion rechargeable battery pack
- Lithium-polymer rechargeable battery pack


Packages

- SOT-23-5
- SNT-6A



Rev.2.3_00

Block Diagram




Remark All diodes shown in figure are parasitic diodes.

Product Name Structure


1. Product Name

1.1 SOT-23-5



- *1. Refer to the tape specifications.
- *2. Refer to the "3. Product Name List".

1.2 SNT-6A



- ***1.** Refer to the tape specifications.
- *2. Refer to the "3. Product Name List".

2. Packages

Baakaga Nama	Drawing Code					
Package Name	Package	Tape	Reel	Land		
SOT-23-5	MP005-A-P-SD	MP005-A-C-SD	MP005-A-R-SD	-		
SNT-6A	PG006-A-P-SD	PG006-A-C-SD	PG006-A-R-SD	PG006-A-L-SD		

3. Product Name List

3.1 SOT-23-5

			Table 1			
Product Name	Overcharge Detection Voltage [V _{CU}]	Overcharge Release Voltage [V _{CL}]	Overdischarge Detection Voltage [V _{DL}]	Overdischarge Release Voltage [V _{DU}]	Delay Time Combination ^{*1}	CO Pin Output Form
S-8211EAC-M5T1U	3.600 V	3.600 V	2.00 V	2.00 V	(1)	CMOS output active "L"
S-8211EAF-M5T1U	3.650 V	3.550 V	2.00 V	2.30 V	(2)	CMOS output active "L"
S-8211EAG-M5T1U	3.800 V	3.600 V	2.00 V	2.30 V	(2)	CMOS output active "L"
S-8211EAJ-M5T1U	4.180 V	4.180 V	2.50 V	3.00 V	(1)	CMOS output active "H"
S-8211EAK-M5T1U	3.600 V	3.600 V	2.00 V	2.30 V	(1)	CMOS output active "H"

*1. Refer to the **Table 3** about the details of the delay time combinations (1), (2).

Remark Please contact our sales office for the products with detection voltage value other than those specified above.

3.2 SNT-6A

			Table 2			
Product Name	Overcharge Detection Voltage [V _{CU}]	Overcharge Release Voltage [V _{CL}]	Overdischarge Detection Voltage [V _{DL}]	Overdischarge Release Voltage [V _{DU}]	Delay Time Combination ^{*1}	CO Pin Output Form
S-8211EAA-I6T1x	4.220 V	4.220 V	2.00 V	2.00 V	(2)	CMOS output active "L"
S-8211EAB-I6T1x	4.270 V	4.270 V	2.00 V	2.00 V	(2)	CMOS output active "L"
S-8211EAD-I6T1x	4.220 V	4.220 V	2.50 V	2.50 V	(2)	CMOS output active "L"
S-8211EAE-I6T1x	4.220 V	4.220 V	2.30 V	2.30 V	(2)	CMOS output active "L"
S-8211EAH-I6T1U	4.000 V	3.800 V	3.00 V	3.20 V	(1)	CMOS output active "L"
S-8211EAI-I6T1U	3.800 V	3.700 V	2.30 V	2.40 V	(1)	CMOS output active "L"
S-8211EAP-I6T1U	4.280 V	4.080 V	2.50 V	2.50 V	(1)	CMOS output active "L"

*1. Refer to the Table 3 about the details of the delay time combinations (1), (2).

Remark 1. Please contact our sales office for the products with detection voltage value other than those specified above.2. x: G or U

3. Please select products of environmental code = U for Sn 100%, halogen-free products.

Table 3								
Delay Time Overcharge Detection Delay Time Overdischarge Detection Del								
Combination	[t _{cu}]	[t _{DL}]						
(1)	1.2 s	150 ms						
(2)	573 ms	300 ms						

Remark The delay times can be changed within the range listed **Table 4**. For details, please contact our sales office.

Table 4							
Delay Time Symbol Selection Range Remark							
Overcharge detection delay time	t _{CU}	143 ms	573 ms	Select a value from the left.			
Overdischarge detection delay time	t _{DL}	38 ms	150 ms	300 ms	Select a value from the left.		

Remark The value surrounded by bold lines is the delay time of the standard products.

Pin Configurations

1. SOT-23-5




Figure 2

2. SNT-6A




Figure 3

	Table 6							
Pin No.	Symbol	Description						
1	NC ^{*1}	No connection						
2	со	Output pin for overcharge detection (CMOS output)						
3	DO	Output pin for overdischarge detection (CMOS output)						
4	VSS	Input pin for negative power supply						
5	VDD	Input pin for positive power supply						
6	VM	Negative power supply input pin for CO pin						

*1. The NC pin is electrically open.

The NC pin can be connected to VDD pin or VSS pin.

Absolute Maximum Ratings

				(Ta = +25°C unless otherw	ise specified)
Iten	n	Symbol	Applied pin	Absolute Maximum Ratings	Unit
Input voltage betwe VSS pin	en VDD pin and	V _{DS}	VDD	$V_{SS}-0.3$ to $V_{SS}+12$	V
VM pin input voltage	Э	V _{VM}	VM	$V_{\text{DD}}-28$ to $V_{\text{DD}}+0.3$	V
DO pin output volta	ge	V _{DO}	DO	$V_{\text{SS}} - 0.3$ to $V_{\text{DD}} + 0.3$	V
CO pin output volta	ge	V _{co}	СО	V_{VM} – 0.3 to V_{DD} + 0.3	V
Dowor dissinction	SOT-23-5	D.	_	600 ^{*1}	mW
Power dissipation	SNT-6A	PD	-	400 ^{*1}	mW
Operating ambient	temperature	T _{opr}	-	40 to +85	
Storage temperatur	e	T _{stg}	_	-55 to +125	


Table 7

*1. When mounted on board

[Mounted board]

(1) Board size: 114.3 mm x 76.2 mm x t1.6 mm

(2) Board name: JEDEC STANDARD51-7






Figure 4 Power Dissipation of Package (When Mounted on Board)

Electrical Characteristics

1. Except Detection Delay Time (+25°C)

Table 8

				(Ta =	+25°C	unless o	other	wise sp	ecified)
ltem	Symbol	Condition		Min.	Тур.	Max.	Unit	Test Condi- tion	Test Circuit
DETECTION VOLTAGE							-	÷	
	V _{CU}	3.60 V to 4.50 V,	Adjustable	V _{CU} -0.025	V _{CU}	V _{CU} +0.025	V	1	1
Overcharge detection voltage	VCU	3.60 V to 4.50 V, Ta = -5°C to +55		V _{CU} -0.03	Vcu	V _{CU} +0.03	V	1	1
	Mar	3.50 V to 4.40 V,	$V_{\text{CL}} \neq V_{\text{CU}}$	V _{CL} -0.05	V _{CL}	V _{CL} +0.05	V	1	1
Overcharge release voltage	V _{CL}	Adjustable	$V_{CL} = V_{CU}$	V _{CL} -0.05	V _{CL}	V _{CL} +0.025	V	1	1
Overdischarge detection voltage	V_{DL}	2.00 V to 3.00 V,	2.00 V to 3.00 V, Adjustable		V _{DL}	V _{DL} +0.05	V	2	2
0	V	2.00 V to 3.40 V,	$V_{\text{DU}} \neq V_{\text{DL}}$	V _{DU} -0.10	V _{DU}	V _{DU} +0.10	V	2	2
Overdischarge release voltage	V _{DU}	Adjustable	$V_{DU} = V_{DL}$	V _{DU} -0.05	V _{DU}	V _{DU} +0.05	V	2	2
INPUT VOLTAGE									
Operating voltage between VDD pin and VSS pin	V _{DSOP1}	-	_	1.5	-	8	V	-	-
INPUT CURRENT									
Current consumption during operation	I _{OPE}	V_{DD} = 3.5 V, V_{VM}	= 0 V	1.0	3.0	5.5	μΑ	3	2
Current consumption during overdischarge	I _{OPED}	$V_{DD} = 1.5 \text{ V}, V_{VM} = 0 \text{ V}$		0.3	2.0	3.5	μA	3	2
OUTPUT RESISTANCE									
CO pin resistance "H"	R _{COH}	-	_	2.5	5	10	kΩ	4	3
CO pin resistance "L"	R _{COL}	CO pin output log		2.5	9	15	kΩ	4	3
		CO pin output log	ic active "L"	2.5	5	10	kΩ	4	3
DO pin resistance "H"	R _{DOH}	-	-	2.5	5	10	kΩ	5	3
DO pin resistance "L"	R _{DOL}	-	_	2.5	5	10	kΩ	5	3

*1. Since products are not screened at high and low temperature, the specification for this temperature range is guaranteed by design, not tested in production.

2. Except Detection Delay Time (-40°C to +85°C ^{*1})

			(Ta = -4	0°C to +	85°C *	¹ unless	othei	wise sp	ecified)
Item	Symbol	Cond	dition	Min.	Тур.	Max.	Unit	Test Condi- tion	Test Circuit
DETECTION VOLTAGE									
Overcharge detection voltage	Vcu	3.60 V to 4.50 V,	Adjustable	V _{CU} - 0.060	Vcu	V _{CU} + 0.040	V	1	1
Quarakaran ralaan wakara	M	3.50 V to 4.40 V,	$V_{CL} \neq V_{CU}$	V _{CL} - 0.08	V _{CL}	V _{CL} + 0.065	V	1	1
Overcharge release voltage	V _{CL}	Adjustable	$V_{CL} = V_{CU}$	V _{CL} - 0.08	V _{CL}	V _{CL} + 0.04	V	1	1
Overdischarge detection voltage	V_{DL}	2.00 V to 3.00 V, Adjustable		V _{DL} - 0.11	V_{DL}	V _{DL} + 0.13	V	2	2
Querdia de ante relacio e valta sa	Vdu	2.00 V to 3.40 V,	$V_{\text{DU}} \neq V_{\text{DL}}$	V _{DU} - 0.15	V _{DU}	V _{DU} + 0.19	V	2	2
Overdischarge release voltage	VDU	Adjustable	$V_{\text{DU}} = V_{\text{DL}}$	V _{DU} - 0.11	V _{DU}	V _{DU} + 0.13	V	2	2
INPUT VOLTAGE									
Operating voltage between VDD pin and VSS pin	V _{DSOP1}	-	_	1.5	١	8	۷	Ι	-
INPUT CURRENT		-					-		
Current consumption during operation	I _{OPE}	V_{DD} = 3.5 V, V_{VM}	= 0 V	0.7	3.0	6.0	μΑ	3	2
Current consumption during overdischarge	IOPED	$V_{DD} = 1.5 \text{ V}, \text{ V}_{\text{VM}}$	= 0 V	0.2	2.0	3.8	μΑ	3	2
OUTPUT RESISTANCE		_							
CO pin resistance "H"	RCOH	-	_	1.2	5	15	kΩ	4	3
CO pin resistance "L"	R _{COL}	CO pin output log	jic active "H"	1.2	9	27	kΩ	4	3
	NCOL	CO pin output log	ic active "L"	1.2	5	15	kΩ	4	3
DO pin resistance "H"	R _{DOH}	-	_	1.2	5	15	kΩ	5	3
DO pin resistance "L"	R _{DOL}	-	-	1.2	5	15	kΩ	5	3

Table 9

*1. Since products are not screened at high and low temperature, the specification for this temperature range is guaranteed by design, not tested in production.

3. Detection Delay Time

3. 1 S-8211EAC, S-8211EAH, S-8211EAI, S-8211EAJ, S-8211EAK, S-8211EAP

Table 10

Item	Symbol	Condition	Min.	Тур.	Max.	Unit	Test Condi- tion	Test Circuit
DELAY TIME (Ta = +25°C)								
Overcharge detection delay time	t _{CU}	-	0.96	1.2	1.4	s	6	4
Overdischarge detection delay time	t _{DL}	-	120	150	180	ms	6	4
DELAY TIME (Ta = -40°C to +85°C) ^{*1}								
Overcharge detection delay time	t _{CU}	-	0.7	1.2	2.0	S	6	4
Overdischarge detection delay time	t _{DL}	_	83	150	255	ms	6	4

*1. Since products are not screened at high and low temperature, the specification for this temperature range is guaranteed by design, not tested in production.

3. 2 S-8211EAA, S-8211EAB, S-8211EAD, S-8211EAE, S-8211EAF, S-8211EAG

		Table 11						
Item	Symbol	Condition	Min.	Тур.	Max.	Unit	Test Condi- tion	Test Circuit
DELAY TIME (Ta = +25°C)	DELAY TIME (Ta = +25°C)							
Overcharge detection delay time	t _{CU}	-	458	573	687	ms	6	4
Overdischarge detection delay time	t _{DL}	-	240	300	360	ms	6	4
DELAY TIME (Ta = -40°C to +85°C) ^{*1}	DELAY TIME (Ta = -40° C to $+85^{\circ}$ C) ^{*1}							
Overcharge detection delay time	t _{CU}	_	334	573	955	ms	6	4
Overdischarge detection delay time	t _{DL}	_	166	300	510	ms	6	4

*1. Since products are not screened at high and low temperature, the specification for this temperature range is guaranteed by design, not tested in production.

Test Circuits

Caution Unless otherwise specified, the output voltage levels "H" and "L" at CO pin (V_{CO}) are judged by V_{VM} + 1.0 V, and the output voltage levels "H" and "L" at DO pin (V_{DO}) are judged by V_{SS} + 1.0 V. Judge the CO pin level with respect to V_{VM} and the DO pin level with respect to V_{SS} .

1. Overcharge Detection Voltage, Overcharge Release Voltage (Test Condition 1, Test Circuit 1)

1. 1 CO pin output logic = Active "H"

Overcharge detection voltage (V_{CU}) is defined as the voltage between the VDD pin and VSS pin at which V_{CO} goes from "L" to "H" when the voltage V1 is gradually increased from the starting condition of V1 = 3.5 V. Overcharge release voltage (V_{CL}) is defined as the voltage between the VDD pin and VSS pin at which V_{CO} goes from "H" to "L" when the voltage V1 is then gradually decreased. Overcharge hysteresis voltage (V_{HC}) is defined as the difference between overcharge detection voltage (V_{CU}) and overcharge release voltage (V_{CL}).

1. 2 CO pin output logic = Active "L"

Overcharge detection voltage (V_{CU}) is defined as the voltage between the VDD pin and VSS pin at which V_{CO} goes from "H" to "L" when the voltage V1 is gradually increased from the starting condition of V1 = 3.5 V. Overcharge release voltage (V_{CL}) is defined as the voltage between the VDD pin and VSS pin at which V_{CO} goes from "L" to "H" when the voltage V1 is then gradually decreased. Overcharge hysteresis voltage (V_{HC}) is defined as the difference between overcharge detection voltage (V_{CU}) and overcharge release voltage (V_{CL}).

2. Overdischarge Detection Voltage, Overdischarge Release Voltage (Test Condition 2, Test Circuit 2)

Overdischarge detection voltage (V_{DL}) is defined as the voltage between the VDD pin and VSS pin at which V_{DO} goes from "H" to "L" when the voltage V1 is gradually decreased from the starting condition of V1 = 3.5 V, V2 = 0 V. Overdischarge release voltage (V_{DU}) is defined as the voltage between the VDD pin and VSS pin at which V_{DO} goes from "L" to "H" when the voltage V1 is then gradually increased. Overdischarge hysteresis voltage (V_{HD}) is defined as the difference between overdischarge release voltage (V_{DU}) and overdischarge detection voltage (V_{DL}).

3. Current Consumption during Operation (Test Condition 3, Test Circuit 2)

The current consumption during operation (I_{OPE}) is the current that flows through the VDD pin (I_{DD}) under the set conditions of V1 = 3.5 V and V2 = 0 V (normal status).

4. Current Consumption during Overdischarge (Test Condition 3, Test Circuit 2)

The current consumption during overdischarge (I_{OPED}) is the current that flows through the VDD pin (I_{DD}) under the set conditions of V1 = 1.5 V, V2 = 0V (overdischarge status).

5. CO Pin Resistance "H" (Test Condition 4, Test Circuit 3)

5. 1 CO pin output logic = Active "H"

The CO pin resistance "H" (R_{COH}) is the resistance at the CO pin under the set conditions of V1 = 4.5 V, V2 = 0 V, V3 = 4.0 V.

5. 2 CO pin output logic = Active "L"

The CO pin resistance "H" (R_{COH}) is the resistance at the CO pin under the set conditions of V1 = 3.5 V, V2 = 0 V, V3 = 3.0 V.

6. CO Pin Resistance "L" (Test Condition 4, Test Circuit 3)

6. 1 CO pin output logic = Active "H"

The CO pin resistance "L" (R_{COL}) is the resistance at the CO pin under the set conditions of V1 = 3.5 V, V2 = 0 V, V3 = 0.5 V.

6. 2 CO pin output logic = Active "L"

The CO pin resistance "L" (R_{COL}) is the resistance at the CO pin under the set conditions of V1 = 4.5 V, V2 = 0 V, V3 = 0.5 V.

7. DO Pin Resistance "H" (Test Condition 5, Test Circuit 3)

The DO pin "H" resistance (R_{DOH}) is the resistance at the DO pin under the set conditions of V1 = 3.5 V, V2 = 0 V, V4 = 3.0 V.

8. DO Pin Resistance "L" (Test Condition 5, Test Circuit 3)

The DO pin "L" resistance (R_{DOL}) is the resistance at the DO pin under the set conditions of V1 = 1.8 V, V2 = 0 V, V4 = 0.5 V.

9. Overcharge Detection Delay Time (Test Condition 6, Test Circuit 4)

9.1 CO pin output logic = Active "H"

The overcharge detection delay time (t_{CU}) is the time needed for V_{CO} to change from "L" to "H" just after the voltage V1 momentarily increases (within 10 µs) from overcharge detection voltage (V_{CU}) –0.2 V to overcharge detection voltage (V_{CU}) +0.2 V under the set conditions of V2 = 0 V.


9. 2 CO pin output logic = Active "L"

The overcharge detection delay time (t_{CU}) is the time needed for V_{CO} to change from "H" to "L" just after the voltage V1 momentarily increases (within 10 µs) from overcharge detection voltage (V_{CU}) –0.2 V to overcharge detection voltage (V_{CU}) +0.2 V under the set conditions of V2 = 0 V.

10. Overdischarge Detection Delay Time (Test Condition 6, Test Circuit 4)

The overdischarge detection delay time (t_{DL}) is the time needed for V_{DO} to change from "H" to "L" just after the voltage V1 momentarily decreases (within 10 μ s) from overdischarge detection voltage (V_{DL}) +0.2 V to overdischarge detection voltage (V_{DL}) -0.2 V under the set condition of V2 = 0 V.

V2









Figure 6 Test Circuit 2

VМĊ

СО

 $(V) V_{CO}$





Operation

Remark Refer to the "
Battery Protection IC Connection Example".

1. Normal Status

The S-8211E Series monitors the voltage of the battery connected between the VDD and VSS pins. In case of overdischarge detection voltage (V_{DL}) \leq battery voltage \leq overcharge detection voltage (V_{CU}), the output levels of CO and DO pins are as follows. This is the normal status.

Table 12							
CO Pin Output Logic	CO Pin	DO Pin					
Active "H"	V _{VM}	V _{DD}					
Active "L"	V _{DD}	V _{DD}					

2. Overcharge Status

When the battery voltage in the normal status exceeds the overcharge detection voltage (V_{CU}) during charge, and this status is held for the overcharge detection delay time (t_{CU}) or more, the output levels of CO and DO pins are as follows. This is the overcharge status.

This overcharge status is released when the battery voltage decreases to the overcharge release voltage (V_{CL}) or less.

Table 13			
CO Pin Output Logic	CO Pin	DO Pin	
Active "H"	V _{DD}	V _{DD}	
Active "L"	V _{VM}	V _{DD}	

3. Overdischarge Status

When the battery voltage in the normal status decreases than the overcharge detection voltage (V_{DL}) during discharge, and this status is held for the overdischarge detection delay time (t_{DL}) or more, the output levels of CO and DO pins are as follows. This is the overdischarge status.


This overdischarge status is released when the battery voltage increases to the overdischarge release voltage (V_{DU}) or more.

Table 14			
CO Pin Output Logic	CO Pin	DO Pin	
Active "H"	V _{VM}	V _{SS}	
Active "L"	V _{DD}	V _{SS}	

4. Delay Circuit

The detection delay times are determined by dividing a clock of approximately 3.5 kHz by the counter.

Timing Chart



1. Overcharge Detection, Overdischarge Detection

*1. (1) : Normal status

(2) : Overcharge status

(3) : Overdischarge status

Figure 9

Battery Protection IC Connection Example






Table 15 Constants for External Components

Symbol	Part	Purpose	Min.	Тур.	Max.	Remark
R1	Resistor	ESD protection, For power fluctuation	100 Ω	220 Ω	330 Ω	Resistance should be as small as possible to avoid lowering the overcharge detection accuracy due to current consumption. ^{*1}
C1	Capacitor	For power fluctuation	0.022 μF	0.1 μF	1.0 μF	Connect a capacitor of 0.022 μ F or higher between VDD pin and VSS pin. ^{*2}
R2 ^{*3}	Resistor	ESD protection	300 Ω	1 kΩ	4 kΩ	-

*1. Insert a resistor of 100 Ω or higher as R1 for ESD protection.

*2. If a capacitor of less than 0.022 μF is connected to C1, DO pin may oscillate. Be sure to connect a capacitor of 0.022 μF or higher to C1.


***3.** Be sure to using R2, connect the VM pin with the VSS pin.

Caution 1. The above constants may be changed without notice.

2. It has not been confirmed whether the operation is normal or not in circuits other than the above example of connection. In addition, the example of connection shown above and the constant do not guarantee proper operation. Perform thorough evaluation using the actual application to set the constant.

Application Circuit Examples

1. Protection circuits series multi-cells





2. Charge cell-balance detection circuit





Figure 12


Precautions


- The application conditions for the input voltage, output voltage, and load current should not exceed the package power dissipation.
- Be sure to using R2, connect the VM pin with the VSS pin.
- Do not apply an electrostatic discharge to this IC that exceeds the performance ratings of the built-in electrostatic protection circuit.
- SII claims no responsibility for any and all disputes arising out of or in connection with any infringement by products including this IC of patents owned by a third party.

Characteristics (Typical Data)


1. Current Consumption









2. Overcharge Detection / Release Voltage, Overdischarge Detection / Release Voltage, Overcurrent Detection Voltage, and Delay Time




Seiko Instruments Inc.




2.6 t_{DL} vs. Ta





3. CO pin / DO pin












Marking Specifications

1. SOT-23-5




(1) to (3): (4) : Product Code (refer to **Product Name vs. Product Code**) Lot number

Product Name vs. Product Code

Product Name	Product Code		
FIODUCEINAILIE	(1)	(2)	(3)
S-8211EAC-M5T1U	R	3	С
S-8211EAF-M5T1U	R	3	F
S-8211EAG-M5T1U	R	3	G
S-8211EAJ-M5T1U	R	3	J
S-8211EAK-M5T1U	R	3	К

2. SNT-6A




(1) to (3): (4) to (6): Product Code (refer to **Product Name vs. Product Code**) Lot number


Product Name vs. Product Code


Product Name	Product Code		
Tioddet Name	(1)	(2)	(3)
S-8211EAA-I6T1x	R	3	А
S-8211EAB-I6T1x	R	3	В
S-8211EAD-I6T1x	R	3	D
S-8211EAE-I6T1x	R	3	Е
S-8211EAH-I6T1U	R	3	Н
S-8211EAI-I6T1U	R	3	-
S-8211EAP-I6T1U	R	3	Р

Remark 1. x: G or U

2. Please select products of environmental code = U for Sn 100%, halogen-free products.










No. MP005-A-P-SD-1.2

TITLE	SOT235-A-PKG Dimensions
No.	MP005-A-P-SD-1.2
SCALE	
UNIT	mm
Seiko Instruments Inc.	










No. PG006-A-P-SD-2.0

TITLE	SNT-6A-A-PKG Dimensions
No.	PG006-A-P-SD-2.0
SCALE	
UNIT	mm
Seiko Instruments Inc.	



Seiko Instruments Inc.





※1. ランドパターンの幅に注意してください (0.25 mm min. / 0.30 mm typ.)。
 ※2. パッケージ中央にランドパターンを広げないでください (1.30 mm ~ 1.40 mm)。

- 注意 1. パッケージのモールド樹脂下にシルク印刷やハンダ印刷などしないでください。
 - 2. パッケージ下の配線上のソルダーレジストなどの厚みをランドパターン表面から0.03 mm 以下にしてください。
 - マスク開ロサイズと開口位置はランドパターンと合わせてください。 詳細は "SNTパッケージ活用の手引き"を参照してください。 3.
 - 4

%1. Pay attention to the land pattern width (0.25 mm min. / 0.30 mm typ.). ※2. Do not widen the land pattern to the center of the package (1.30 mm ~ 1.40 mm).

Caution 1. Do not do silkscreen printing and solder printing under the mold resin of the package.

- 2. The thickness of the solder resist on the wire pattern under the package should be 0.03 mm or less from the land pattern surface.
- 3. Match the mask aperture size and aperture position with the land pattern.
- 4. Refer to "SNT Package User's Guide" for details.

※1. 请注意焊盘模式的宽度 (0.25 mm min. / 0.30 mm typ.)。

※2. 请勿向封装中间扩展焊盘模式 (1.30 mm~1.40 mm)。

注意 1. 请勿在树脂型封装的下面印刷丝网、焊锡。

- 2. 在封装下、布线上的阻焊膜厚度 (从焊盘模式表面起) 请控制在0.03 mm以下。
- 3. 掩膜的开口尺寸和开口位置请与焊盘模式对齐。
- 4. 详细内容请参阅 "SNT封装的应用指南"。

TITLE	SNT-6A-A-Land Recommendation	
No.	PG006-A-L-SD-4.0	
SCALE		
UNIT	mm	
Seiko Instruments Inc.		
	No. SCALE UNIT	

No. PG006-A-L-SD-4.0



- The information described herein is subject to change without notice.
- Seiko Instruments Inc. is not responsible for any problems caused by circuits or diagrams described herein whose related industrial properties, patents, or other rights belong to third parties. The application circuit examples explain typical applications of the products, and do not guarantee the success of any specific mass-production design.
- When the products described herein are regulated products subject to the Wassenaar Arrangement or other agreements, they may not be exported without authorization from the appropriate governmental authority.
- Use of the information described herein for other purposes and/or reproduction or copying without the express permission of Seiko Instruments Inc. is strictly prohibited.
- The products described herein cannot be used as part of any device or equipment affecting the human body, such as exercise equipment, medical equipment, security systems, gas equipment, vehicle equipment, in-vehicle equipment, aviation equipment, aerospace equipment, and nuclear-related equipment, without prior written permission of Seiko Instruments Inc.
- The products described herein are not designed to be radiation-proof.
- Although Seiko Instruments Inc. exerts the greatest possible effort to ensure high quality and reliability, the failure or malfunction of semiconductor products may occur. The user of these products should therefore give thorough consideration to safety design, including redundancy, fire-prevention measures, and malfunction prevention, to prevent any accidents, fires, or community damage that may ensue.