

# PFE850-12-054xA

# 850 W AC-DC Front-End Power Supply

The PFE850-12-054xA is a 850 Watt, AC to DC power-factor-corrected (PFC) power supply that converts standard AC mains power into a main output of 12 VDC for powering intermediate bus architectures (IBA) in high performance and reliability servers, routers, and network switches.

The PFE850-12-054xA meets international safety standards and displays the CE-Mark for the European Low Voltage Directive (LVD).



## **Key Features & Benefits**

- Best-in-class, 80 PLUS certified "Platinum" efficiency
- Wide input voltage range: 90-264 VAC
- AC input with power factor correction
- Always-On 16.5 W programmable standby output (3.3/5 V)
- Hot-plug capable
- Parallel operation with active digital current sharing
- Full digital controls for improved performance
- High density design: 19.8 W/in<sup>3</sup>
- Small form factor: 321.5 x 54.5 x 40 mm (12.66 x 2.14 x 1.57 in)
- I2C communication interface for control, programming and monitoring with PSMI and Power Management Bus protocol
- Overtemperature, output overvoltage and overcurrent protection
- 256 Bytes of EEPROM for user information
- 2 Status LEDs: AC OK and DC OK with fault signaling



## **Applications**

- High Performance Servers
- Routers
- Switches



#### 1. ORDERING INFORMATION

PFE	850		12		054	x	Α
Product Family	Power Level	Dash	V1 Output	Dash	Width	Airflow	Input
PFE Front-Ends	850 W		12 V		54 mm	N: Normal R: Reversed	A: AC

#### 2. OVERVIEW

The PFE850-12-054xA AC-DC power supply is a fully DSP controlled, highly efficient front-end. It incorporates resonance soft-switching technology and interleaved power trains to reduce component stresses, providing increased system reliability and very high efficiency. With a wide input operating voltage range and minimal linear derating of output power with input voltage and temperature, the PFE850-12-054xA maximizes power availability in demanding server, switch, and router applications. The front-end is fan cooled and ideally suited for server integration with a matching airflow path.

The PFC stage is digitally controlled using a state-of-the-art digital signal processing algorithm to guarantee best efficiency and unity power factor over a wide operating range.

The DC-DC stage uses soft switching resonant techniques in conjunction with synchronous rectification. An active OR-ing device on the output ensures no reverse load current and renders the supply ideally suited for operation in redundant power systems.

The always on standby output with selectable voltage level (3.3/5 V) provides power to external power distribution and management controllers. Its protection with an active OR-ing device provides for maximum reliability.

Status information is provided with front-panel LEDs. In addition, the power supply can be controlled and the fan speed set via the I2C bus. It allows full monitoring of the supply, including input and output voltage, current, power, and inside temperatures.

Cooling is managed by a fan controlled by the DSP controller. The fan speed is adjusted automatically depending on the actual power demand and supply temperature and can be overridden through the I<sup>2</sup>C bus.




Figure 1. PFE850-12-054xA Block Diagram

## 3. ABSOLUTE MAXIMUM RATINGS

Stresses in excess of the absolute maximum ratings may cause performance degradation, adversely affect long-term reliability, and cause permanent damage to the supply.

PARAMETER		CONDITIONS / DESCRIPTION	MIN	MAX	UNITS
Vi maxc	Maximum Input	Continuous		264	VAC



#### 4. INPUT

General Condition: T<sub>A</sub> = 0... 45 °C unless otherwise noted.

PARAM	ETER	DESCRIPTION / CONDITION	MIN	NOM	MAX	UNIT
V <sub>i nom</sub>	Nominal Input Voltage		100	230	230	VAC
$V_i$	Input Voltage Ranges	Normal operating ( $V_{i min}$ to $V_{i max}$ )	90		264	VAC
$V_{ired}$	Derated Input Voltage Range	See Figure 20 and Figure 41	90		115	VAC
I <sub>i max</sub>	Max Input Current				13	$A_{rms} \\$
lip	Inrush Current Limitation	$V_{i min}$ to $V_{i max}$ , $T_{NTC} = 25^{\circ}C$ (Figure 5)			40	$A_p$
Fi	Input Frequency		47	50/60	64	Hz
PF	Power Factor	Vinom, 50 Hz, > 0.3 I <sub>1 nom</sub>	0.96			W/VA
Vi on	Turn-on Input Voltage <sup>1)</sup>	Ramping up	80		87	VAC
V <sub>i off</sub>	Turn-off Input Voltage <sup>1)</sup>	Ramping down	75		85	VAC
		$V_{\text{i nom}}$ , $0.1 \cdot I_{\text{x nom}}$ , $V_{\text{x nom}}$ , $T_{\text{A}} = 25^{\circ}\text{C}$		89.7		
_	Efficiency without Fan	$V_{i \text{ nom}}$ , $0.2 \cdot I_{x \text{ nom}}$ , $V_{x \text{ nom}}$ , $T_{A} = 25^{\circ}\text{C}$		93.1		%
η	Efficiency without Fam	$V_{i \text{ nom}}$ , $0.5 \cdot I_{x \text{ nom}}$ , $V_{x \text{ nom}}$ , $T_{A} = 25^{\circ}C$		94.4		70
		$V_{1 \text{ nom}}$ , $I_{2 \text{ nom}}$ , $V_{2 \text{ nom}}$ , $V_{3 \text{ nom}}$ , $V_{4 \text{ nom}}$		93.9		
Thold	Hold-up Time	After last AC zero point, $V_1 > 10.8 \text{ V}$ , $V_{SB}$ within regulation, $V_1 = 230 \text{ VAC}$ , $P_{X \text{ nom}}$	12			ms

<sup>1)</sup> The Front-End is provided with a minimum hysteresis of 3 V during turn-on and turn-off within the ranges.

#### **4.1 INPUT FUSE**

Quick-acting 16 A input fuses (5 x 20 mm) in series with both the L- and N-line inside the power supply protect against severe defects. The fuses are not accessible from the outside and are therefore not serviceable parts.

## **4.2 INRUSH CURRENT**

The AC-DC power supply exhibits an X-capacitance of only  $3.2~\mu\text{F}$ , resulting in a low and short peak current, when the supply is connected to the mains. The internal bulk capacitor will be charged through an NTC which will limit the inrush current.

**NOTE:** Do not repeat plug-in / out operations within a short time, or else the internal in-rush current limiting device (NTC) may not sufficiently cool down and excessive inrush current or component failure(s) may result.

#### 4.3 INPUT UNDER-VOLTAGE

If the sinusoidal input voltage stays below the input undervoltage lockout threshold Vi on, the supply will be inhibited. Once the input voltage returns within the normal operating range, the supply will return to normal operation again.

## **4.4 POWER FACTOR CORRECTION**

Power factor correction (PFC) is achieved by controlling the input current waveform synchronously with the input voltage. A fully digital controller is implemented giving outstanding PFC results over a wide input voltage and load ranges. The input current will follow the shape of the input voltage. If for instance the input voltage has a trapezoidal waveform, then the current will also show a trapezoidal waveform.

In addition, the PFC circuit has a stability region to be observed when operating the power supply at high input current amplitudes. At a low source inductance (<150  $\mu$ H) the power supply will work stable up to its full maximum input current (13 Arms). If the source inductance is higher, the region with stable PFC operation is slightly reduced (as shown in *Figure 4*). The power supply will also work in the unstable region, but it may exhibit a slight current oscillation during the sinusoidal peak.



Asia-Pacific

Europe, Middle East

**North America** 

+86 755 298 85888

+353 61 225 977

## 4.5 EFFICIENCY

High efficiency (see *Figure 2*) is achieved by using state-of-the-art silicon power devices in conjunction with soft-transition topologies minimizing switching losses and a full digital control scheme. Synchronous rectifiers on the output reduce the losses in the high current output path. The speed of the fan is digitally controlled to keep all components at an optimal operating temperature regardless of the ambient temperature and load conditions.




Figure 2. Efficiency vs. Load current (ratio metric loading)




Figure 4. PFC Stability region




Figure 3. Power factor vs. Load current




Figure 5. Inrush current, V<sub>in</sub> = 230Vac, 90° CH4: V<sub>in</sub> (200V/div), CH2: I<sub>in</sub> (20 A/div)



## 5. OUTPUT

General Condition:  $T_A = 0...45$  °C unless otherwise noted.

PARAMETER	₹	DESCRIPTION / CONDIT	ION	MIN	NOM	MAX	UNIT
Main Output							
V <sub>1 nom</sub>	Nominal Output Voltage				12.0		VDC
V <sub>1 set</sub>	Output Setpoint Accuracy	$0.5 \cdot h_{\text{nom}}, T_{\text{amb}} = 25  ^{\circ}\text{C}$		-0.5		+0.5	% V <sub>1 nom</sub>
dV <sub>1 tot</sub>	Total Regulation	$V_{i  min}$ to $V_{i  max}$ , 0 to 100% $I_{i  no}$	$_{\rm m}$ , $T_{\rm amin}$ to $T_{\rm amax}$	-1		+1	% V <sub>1 nom</sub>
P <sub>1 nom</sub>	Nominal Output Power	V₁ = 12 VDC			840		W
I <sub>1 nom</sub>	Nominal Output Current	V <sub>1</sub> = 12 VDC			70		ADC
V1 pp	Output Ripple Voltage	V <sub>1 nom</sub> , I <sub>1 nom</sub> , 20 MHz BW (Se	ee Section 6.1)			150	mVpp
dV <sub>1 Load</sub>	Load Regulation	$V_i = V_{i \text{ nom}}, 0 - 100 \% I_{1 \text{ nom}}$			47		mV
dV1 Line	Line Regulation	$V_i = V_i \min V_i \max$			0		mV
	Current Limitation PFE850-12-054NA	<i>T</i> <sub>a</sub> < 45 °C		74		78	
I <sub>1 max</sub>	Current Limitation	Vi > 145 VAC, Ta < 45 °C		71		75	ADC
	PFE850-12-054RA	Vi > 90 VAC, Ta < 45 °C		66		70	
dl <sub>share</sub>	Current Sharing	Deviation from $h_{tot}$ / N, $h > 1$	10%	-3		+3	Α
$dV_{dyn}$	Dynamic Load Regulation	$\Delta I_1 = 50\% I_1 \text{ nom}, I_1 = 5 \dots 10$		-0.6		0.6	V
T <sub>rec</sub>	Recovery Time	$dh/dt = 1A/\mu s$ , recovery with	nin 1% of 1/ <sub>nom</sub>			1	ms
tac v1	Start-up Time from AC	$V_1 = 10.8 \text{ VDC (see } Figure 7)$				2	sec
t <sub>V1 rise</sub>	Rise Time	$V_1 = 1090\% \ V_1 \text{ nom (see } F_1$	gure 8)		1	10	ms
CLoad	Capacitive Loading	$T_a = 25$ °C				30000	μF
Standby Outp	out VSB						
V <sub>SB nom</sub>	Nominal Output Voltage		VSB_SEL = 1		3.3		VDC
V <sub>SB set</sub>	Output Setpoint Accuracy	$0.5 \cdot k_{\text{B nom}}, T_{\text{amb}} = 25^{\circ}\text{C}$	VSB_SEL = 0		5.0		VDC
V 3D Sei	Output Octpoint / local acy		VSB_SEL = 0 / 1	-0.5		+0.5	% V <sub>1nom</sub>
dV <sub>SB tot</sub>	Total Regulation	$V_{i,min}$ to $V_{i,max}$ , 0 to 100% $I_{SB}$	$T_{a \min}$ to $T_{a \max}$	-1		+1	% V <sub>SBnom</sub>
		$V_{SB} = 3.3 \text{ VDC}$ , normal airflo	w		16.5		
P <sub>SB nom</sub>	Nominal Output Power	$V_{SB} = 3.3 \text{ VDC}$ , reverse airflo	w		11.5		W
		$V_{SB} = 5.0 \text{ VDC}$ , normal/rever	se airflow		16.5		
		$V_{SB} = 3.3 \text{ VDC}$ , normal airflo	W		5		
ISB nom	Nominal Output Current	$V_{SB} = 3.3 \text{ VDC}$ , reverse airflo	w		3.5		ADC
		$V_{SB} = 5.0 \text{ VDC}$ , normal/rever	se airflow		3.3		
V <sub>SB pp</sub>	Output Ripple Voltage	V <sub>SB nom</sub> , I <sub>SB nom</sub> , 20 MHz BW	(See Section 6.1)			80	mVpp
dVs₿	Droop	0 - 100 % /s <sub>B nom</sub>	VSB_SEL = 1		67		mV
av <sub>3D</sub>	Бтоор	0 100 70 /0B Holli	VSB_SEL = 0		44		
		VSB_SEL = 1, normal airflov	<i>y</i>	5.25		6	
I <sub>SB max</sub>	Current Limitation	VSB_SEL = 1, reverse airflov	N	4		4.75	ADC
		VSB_SEL = 0, normal/revers	se airflow	3.45		4.3	
$dV_{SBdyn}$	Dynamic Load Regulation	$\Delta k_{\rm SB} = 50\% k_{\rm SB  nom}, k_{\rm SB} = 5 \dots$	100% IsB nom,	-3		3	% V <sub>SBnom</sub>
Trec	Recovery Time	$dL/dt = 0.5 A/\mu s$ , recovery w	vithin 1% of 1/4 nom			250	μS
	O' ' T' ' AO	1/ 000/ 1/ / 5'	wa 00			2	sec
<i>t</i> AC VSB	Start-up Time from AC	$V_{SB} = 90\% V_{SB \text{ nom}}$ (see Figure	•			2	360
tAC VSB t√SB rise	Rise Time	$V_{SB} = 90\%$ $V_{SB nom}$ (see Figure 1090% $V_{SB nom}$ (see	•		4	20	ms



#### **5.1 OUTPUT VOLTAGE RIPPLE**

Internal capacitance at the 12 V output (behind the OR-ing circuitry) is minimized to prevent disturbances during hot plug. In order to provide low output ripple voltage in the application, external capacitors should be added close to the power supply output.

The setup of *Figure 6* has been used to evaluate suitable capacitor types. The capacitor combinations of *Table 1* and *Table 2* should be used to reduce the output ripple voltage. The ripple voltage is measured with 20 MHz BWL, close to the external capacitors.




Figure 6. Output ripple test setup

#### NOTE:

Care must be taken when using ceramic capacitors with a total capacitance of 1  $\mu$ F to 50  $\mu$ F on output V<sub>1</sub>, due to their high quality factor the output ripple voltage may be increased in certain frequency ranges due to resonance effects.

External capacitor V1	dV1max	Unit
2Pcs 47 μF/16 V/X5R/1210	150	mVpp
1Pcs 1000 μF/16 V/Low ESR Aluminum/ø10x20	120	mVpp
1Pcs 270 µF/16 V/Conductive Polymer/ø8x12	120	mVpp
2Pcs 47 μF/16 V/X5R/1210 plus 1Pcs 270 μF Conductive Polymer OR 1Pcs 1000 μF Low ESR AlCap	60	mVpp

External capacitor VSB	dV1max	Unit
1Pcs 10 μF/16 V/X5R/1206	80	mVpp
2Pcs 10 μ/F16 V/X5R/1206	50	mVpp
1Pcs 47 μF/16 V/X5R/1210	40	mVpp
2Pcs 100 μF/6.3 V/X5R/1206	30	mVpp

Table 1. Suitable Capacitors for V1

Table 2. Suitable Capacitors for VSB

The output ripple voltage on  $V_{SB}$  is influenced by the main output  $V_1$ . Evaluating  $V_{SB}$  output ripple must be done when maximum load is applied to  $V_1$ .




Figure 7. Turn-On AC Line 230VAC, full load (200ms/div) CH1: V<sub>1</sub> (2V/div) CH2: V<sub>SB</sub> (2V/div) CH3: Vin (200V/div)



Figure 8. Turn-On AC Line 230VAC, full load (5ms/div) CH1: V<sub>1</sub> (2V/div) CH2: V<sub>SB</sub> (2V/div) CH3: Vin (200V/div)






Figure 9. Turn-Off AC Line 230VAC, full load (20ms/div) CH1: V<sub>1</sub> (2V/div) CH2: V<sub>SB</sub> (2V/div) CH3: Vin (200V/div)




Figure 11. Short circuit on V1 (50ms/div) CH1: V<sub>1</sub> (2V/div) CH2: V<sub>5B</sub> (1V/div) CH3: I<sub>1</sub> (200A/div)




Figure 13. AC drop out 20 ms (10ms/div) CH1: V<sub>1</sub> (5V/div) CH2: V<sub>SB</sub> (2V/div) CH4: V<sub>In</sub> (200V/div)




Figure 15. Load transient V<sub>1</sub>, 5 to 40 A (500 μs/div) CH2: V<sub>1</sub> (200 mV/div) CH4: I<sub>1</sub> (20 A/div)




Figure 10. Short circuit on V1 (500 μs/Div) CH1: V1 (2V/div) CH2: VsΒ (1V/div) CH3: I1 (200A/div)




Figure 12. AC drop out 10 ms (10ms/div) CH1: V<sub>1</sub> (2V/div) CH2: V<sub>SB</sub> (1V/div) CH4: V<sub>in</sub> (200V/div)




Figure 14. AC drop out 20ms (200ms/div), V<sub>1</sub> restart after 1s CH1: V<sub>1</sub> (5V/div) CH2: V<sub>SB</sub> (2V/div) CH4: I<sub>1</sub> (200V/div)




Figure 16. Load transient V<sub>1</sub>, 40 to 5 A (500 μs/div) CH2: V<sub>1</sub> (200 mV/div) CH4: I<sub>1</sub> (20 A/div)



Asia-Pacific

**Europe, Middle East** 

North America

+86 755 298 85888

+353 61 225 977




Figure 17. Load transient V<sub>1</sub>, 30 to 65 A (500 μs/div) CH2: V<sub>1</sub> (200mV/div) CH4: I<sub>1</sub> (20A/div)




Figure 18. Load transient V<sub>1</sub>, 65 to 30A (500 μs/div) CH2: V<sub>1</sub> (200mV/div) CH4: I<sub>1</sub> (20A/div)

#### 6. PROTECTION

PARAME <sup>*</sup>	TER	DESCRIPTION / CONDITION	MIN	NOM	MAX	UNIT
F	Input Fuses (L+N)	Not user accessible, quick-acting (F)		16		Α
V <sub>1 OV</sub>	OV Threshold V <sub>1</sub>		13.3		14.5	VDC
<i>t</i> <sub>OV V1</sub>	OV Latch Off Time $V_1$				1	ms
V <sub>SB OV</sub>	OV Threshold V <sub>SB</sub>		115		125	% V <sub>SB</sub>
tov vsb	OV Latch Off Time V <sub>SB</sub>				1	ms
	Current limit V <sub>1</sub> PFE850-12-054NA	<i>T</i> <sub>a</sub> < 45 °C	74		78	
<b>√</b> 1 lim	Current limit V <sub>1</sub>	$V_1 > 145 \text{ VAC},  T_a < 45 \text{ °C}$	72		78	Α
	PFE850-12-054RA	$V_1 > 90 \text{ VAC},  T_a < 45 \text{ °C}$	67		73	
√n sc	Max Short Circuit Current 1/4	V <sub>1</sub> < 3V			8	Α
t√1 SC	Short Circuit Regulation Time	$\ensuremath{\textit{V}}_1 < 3\ensuremath{\textit{V}},$ time until $\ensuremath{\textit{k}}_{1}$ is limited to $<\ensuremath{\textit{k}}_{1\text{sc}}$			2	ms
t√1 SC off	Short Circuit Latch Off Time	Time to latch off when in short circuit			200	ms
T <sub>SD</sub>	Over Temperature on Heat Sinks	Automatic shut-down		115		°C

## **6.1 OVERVOLTAGE PROTECTION**

The PFE front-ends provide a fixed threshold overvoltage (OV) protection implemented with a HW comparator. Once an OV condition has been triggered, the supply will shut down and latch the fault condition. The latch can be unlocked by disconnecting the supply from the AC mains or by toggling the PSON\_L input.

## **6.2 VSB UNDERVOLTAGE DETECTION**

Both main and standby outputs are monitored. LED and PWOK\_H pin signal if the output voltage exceeds  $\pm 5\%$  of its nominal voltage. Output undervoltage protection is provided on the standby output only. When  $V_{SB}$  falls below 75% of its nominal voltage, the main output  $V_1$  is inhibited.

## **6.3 CURRENT LIMITATION**

### **MAIN OUTPUT**

The main output exhibits a substantially rectangular output characteristic controlled by a software feedback loop. If it runs in current limitation and its voltage drops below ~10.0 VDC for more than 200 ms, the output will latch off (standby remains on).



A second current limitation circuit on  $V_1$  will immediately switch off the main output if the output current increases beyond the peak current trip point. The supply will re-start 4 ms later with a soft start, if the short circuit persists ( $V_1 < 10.0V$  for >200 ms) the output will latch off; otherwise it continuous to operate (hardware current limit triggers).

The latch can be unlocked by disconnecting the supply from the AC mains or by toggling the PSON\_L input. The main output current limitation will decrease if the ambient (inlet) temperature increases beyond  $45^{\circ}$ C or if the AC input voltage is too low (see *Figure 20* and *Figure 21*). Note that the actual current limitation on V<sub>1</sub> will begin at a current level approximately 4 A higher than what is shown in *Figure 20*. (See also Chapter 9 for additional information.)




Figure 19. Current Limitation on V<sub>1</sub> (V<sub>i</sub> = 230 VAC)

#### STANDBY OUTPUT

The standby output exhibits a substantially rectangular output characteristic down to 0V (no hiccup mode / latch off). If it runs in current limitation and its output voltage drops below the UV threshold, then the main output will be inhibited (standby remains on). The current limitation of the standby output is independent of the AC input voltage, but is derated with the ambient temperature (only for reverse airflow).




Figure 20. Derating on V1 vs. Vi and Ta for PFE850-12-054NA




Figure 22. Current limitation on V<sub>SB</sub>




Figure 21. Derating on V<sub>1</sub> vs. V<sub>i</sub> and T<sub>a</sub> for PFE850-12-054RA




Figure 23. Temperature derating on V<sub>SB</sub>



Asia-Pacific

Europe, Middle East

**North America** 

+86 755 298 85888

+353 61 225 977

### 7. MONITORING

See chapter 8.12 to 8.17 and PFE Programming Manual BCA.00006 for further information on communication interface.

PARAME	TER	DESCRIPTION / CONDITION	MIN	NOM	MAX	UNIT
<b>V</b> i mon	Input RMS Voltage	$V_{i \min} \leq V_i \leq V_{i \max}$	-2.5		+2.5	%
/ <sub>i mon</sub>	Input RMS Current	$f_{\rm i} > 4~{\rm A_{rms}}$	-5		+5	%
/i mon	input hivis Current	I₁ ≤ 4 A <sub>rms</sub>	-0.2		+0.2	$A_{rms}$
Pi mon	True Input Power	<i>P</i> i > 100 W	-5		+5	%
<b>r</b> i mon	R <sub>mon</sub> True Input Power	<i>P</i> i ≤ 100 W	-5		+5	W
V₁ mon	V <sub>1</sub> Voltage		-2		+2	%
/1 mon	V <sub>1</sub> Current	$I_1 > 10 \text{ A}$	-2		+2	%
/1 mon	V1 Current	I <sub>1</sub> ≤ 10 A	-0.2		+0.2	Α
Po nom	Total Output Power	Po > 120 W	-4		+4	%
<b>r</b> o nom	Po nom Total Output Power	Po ≤ 120 W	-4.5		+4.5	W
VSB mon	Standby Voltage		-0.1		+0.1	V
/SB mon	Standby Current	I <sub>SB</sub> ≤ I <sub>SB nom</sub>	-0.2		+0.2	Α

## 8. SIGNALING AND CONTROL

## **8.1 ELECTRICAL CHARACTERISTICS**

PARAMETER	DESCRIPTION / CONDITION		MIN	NOM	MAX	UNIT
PSKILL_H / PSON	_L / VSB_SEL / HOTSTANDBYEN_H Inpu	ıts				
ИL	Input Low Level Voltage		-0.2		0.8	V
Ин	Input High Level Voltage		2.4		3.5	V
<b>/</b> L, H	Maximum Input Sink or Source Current		0		1	mA
$R_{ m puPSKILL\_H}$	Internal Pull Up Resistor on PSKILL_H			100		kΩ
$R_{ m puPSON\_L}$	Internal Pull Up Resistor on PSON_L			10		kΩ
$R_{ m puVSB\_SEL}$	Internal Pull Up Resistor on VSB_SEL			10		kΩ
R <sub>pu</sub> HOTSTANDBYEN_H	Internal Pull Up Resistor on HOTSTANDBYEN_H			10		kΩ
$R_{LOW}$	Resistance Pin to SGND for Low Level		0		1	kΩ
R <sub>HIGH</sub>	Resistance Pin to SGND for High Level		50			kΩ
PWOK_H Output						
V <sub>OL</sub>	Output Low Level Voltage	$J_{\text{sink}} < 4 \text{ mA}$	0		0.4	V
V <sub>OH</sub>	Output High Level Voltage	I <sub>source</sub> < 0.5 mA	2.6		3.5	V
$R_{ m puPWOK\_H}$	Internal Pull Up Resistor on PWOK_H			1		kΩ
ACOK_H Output						
V <sub>OL</sub>	Output Low Level Voltage	$I_{\text{sink}}$ < 2 mA	0		0.4	V
V <sub>OH</sub>	Output High Level Voltage	$I_{\text{source}} < 50 \ \mu\text{A}$	2.6		3.5	V
$R_{ m puACOK\_H}$	Internal Pull Up Resistor on ACOK_H			10		kΩ
SMB_ALERT_L Ou	tput					
$V_{ m ext}$	Maximum External Pull Up Voltage				12	V
V <sub>OL</sub>	Output Low Level Voltage	I <sub>source</sub> < 4 mA	0		0.4	V
<b>Ю</b> Н	Maximum High Level Leakage Current				10	μΑ
RpuSMB_ALERT_L	Internal Pull Up Resistor on SMB_ALERT_L			None		kΩ




#### 8.2 INTERFACING WITH SIGNALS

All signal pins have protection diodes implemented to protect internal circuits. When the power supply is not powered, the protection devices start clamping at signal pin voltages exceeding ±0.5 V. Therefore, all input signals should be driven only by an open collector/drain to prevent back feeding inputs when the power supply is switched off.

If interconnecting of signal pins of several power supplies is required, then this should be done by decoupling with small signal schottky diodes as shown in examples in *Figure 24* (Except for SMB\_ALERT\_L, ISHARE and I<sup>2</sup>C pins). This will ensure the pin voltage is not affected by an unpowered power supply.

SMB\_ALERT\_L pins can be interconnected without decoupling diodes, since these pins have no internal pull up resistor and use a 15 V zener diode as protection device against positive voltage on pins.

ISHARE pins must be interconnected without any additional components. This in-/output also has a 15 V zener diode as a protection device and is disconnected from internal circuits when the power supply is switched off.






Figure 24. Interconnection of Signal Pins

#### 8.3 FRONT LEDs

The front-end has 2 front LEDs showing the status of the supply. LED number one is green and indicates AC power is on or off, while LED number two is bi-colored: green and yellow, and indicates DC power presence or fault situations. For the position of the LEDs see *Table 3* lists the different LED status.

OPERATING CONDITION	LED SIGNALING
AC LED	
AC Line within range	Solid Green
AC Line UV condition	Off
DC LED*	
PSON_L High	Blinking Yellow (1:1)
Hot-Standby Mode	Blinking Yellow/Green (1:2)
V₁ or V₅B out of regulation	
Over temperature shutdown	
Output over voltage shutdown (V <sub>1</sub> or V <sub>SB</sub> )	Solid Yellow
Output over current shutdown (V <sub>1</sub> or V <sub>SB</sub> )	
Fan error (>15%)	
Over temperature warning	Blinking Yellow/Green (2:1)
Minor fan regulation error (>5%, <15%)	Blinking Yellow/Green (1:1)

<sup>\*</sup> The order of the criteria in the table corresponds to the testing precedence in the controller.

Table 3. LED Status

## 8.4 PRESENT L

This signaling pin is recessed within the connector and will contact only once all other connector contacts are closed. This active-low pin is used to indicate to a power distribution unit controller that a supply is plugged in. The maximum current on PRESENT\_L pin should not exceed 10 mA.



Asia-Pacific

Europe, Middle East

**North America** 

+86 755 298 85888

+353 61 225 977




Figure 25. PRESENT\_L signal pin

## 8.5 PSKILL H INPUT

The PSKILL\_H input is active-high and is located on a recessed pin on the connector and is used to disconnect the main output as soon as the power supply is being plugged out. This pin should be connected to SGND in the power distribution unit. The standby output will remain on regardless of the PSKILL\_H input state.

## 8.6 AC TURN-ON / DROP-OUTS / ACOK\_H

The power supply will automatically turn-on when connected to the AC line under the condition that the PSON\_L signal is pulled low and the AC line is within range. The ACOK\_H signal is active-high. The timing diagram is shown in *Figure 26* and referenced in *Table 4*.

OF	PERATING CONDITION	MIN	MAX	UNIT
t <sub>AC VSB</sub>	AC Line to 90% K/SB		2	sec
<i>t</i> AC V1	AC Line to 90% 1/1		2	sec
tACOK_H on1	ACOK_H signal on delay (start-up)		2000	ms
tACOK_H on2	ACOK_H signal on delay (dips)		100	ms
tACOK_H off	ACOK_H signal off delay		5	ms
t√SB V1 del	V <sub>SB</sub> to V₁ delay	10	500	ms
t√ <sub>1 holdup</sub>	Effective $V_1$ holdup time	12		ms
t√SB holdup	Effective V <sub>SB</sub> holdup time	20		ms
tacok_h v1	ACOK_H to V₁ holdup	7		ms
t <sub>ACOK_H</sub> vsb	ACOK_H to V <sub>SB</sub> holdup	15		ms
t√1 off	Minimum ¼ off time	1000	1200	ms
t/VSB off	Minimum V <sub>SB</sub> off time	1000	1200	ms

Table 4. AC Turn-on / Dip Timing




Figure 27. AC short dips




Figure 26. AC turn-on timing




Figure 28. AC long dips



#### 8.7 PSON L INPUT


The PSON\_L is an internally pulled-up (3.3 V) input signal to enable/disable the main output V1 of the front-end. This active-low pin is also used to clear any latched fault condition. The timing diagram is given *Figure 29* and the parameters in *Table 5*.

OF	PERATING CONDITION	MIN	MAX	UNIT
tPSON_L V1on	PSON_L to V₁ delay (on)	2	20	ms
t <sub>PSON_L V1off</sub>	PSON_L to V <sub>1</sub> delay (off)	2	20	ms
t <sub>PSON_L H min</sub>	PSON_L minimum High time	10		ms

Table 5. AC Turn-on / Dip Timing

#### 8.8 PWOK L SIGNAL

The PWOK\_H is an open drain output with an internal pull-up to 3.3 V indicating whether both  $V_{SB}$  and  $V_1$  outputs are within regulation. This pin is active-low. The timing diagram is shown in Figure 26 / Figure 29 and referenced in the Table 6.



OPERATING	CONDITION	MIN	MAX	UNIT
t <sub>PWOK_H del</sub>	PWOK_H to V <sub>1</sub> delay (on)	100	500	ms
	PWOK_H to 1/1 delay (off) caused by:			
	PSKILL_H	0	1	ms
	PSON_L, ACOK_H, OT, Fan Failure	1	2.5	ms
tpwok_H warn*)	UV and OV on VSB	1	30	ms
	OC on V1 (Software trigger)	-11	0	ms
	OC on V1 (Hardware trigger)	-1	0	ms
	OV on V1	-3	0	ms
*/ A '1'	at a second of a second of the second			

\*) A positive value means a warning time, a negative value a delay (after fact).

Figure 29. PSON\_L turn-on/off timing

Table 6. PWOK\_L timing

#### **8.9 CURRENT SHARE**

The PFE front-ends have an active current share scheme implemented for  $V_1$ . All the ISHARE current share pins need to be interconnected in order to activate the sharing function. If a supply has an internal fault or is not turned on, it will disconnect its ISHARE pin from the share bus. This will prevent dragging the output down (or up) in such cases.

The current share function uses a digital bi-directional data exchange on a recessive bus configuration to transmit and receive current share information. The controller implements a Master/Slave current share function. The power supply providing the largest current among the group is automatically the Master. The other supplies will operate as Slaves and increase their output current to a value close to the Master by slightly increasing their output voltage. The voltage increase is limited to +250 mV.

The standby output uses a passive current share method (droop output voltage characteristic).

#### 8.10 SENSE INPUTS

Both main and standby outputs have sense lines implemented to compensate for voltage drop on load wires. The maximum allowed voltage drop is 200 mV on the positive rail and 100 mV on the PGND rail.

With open sense inputs the main output voltage will rise by 270 mV and the standby output by 50 mV. Therefore, if not used, these inputs should be connected to the power output and PGND close to the power supply connector. The sense inputs are protected against short circuit. In this case the power supply will shut down.



Asia-Pacific

Europe, Middle East

**North America** 

+86 755 298 85888

+353 61 225 977


#### 8.11 HOT-STANDBY OPERATION

The hot-standby operation is an operating mode allowing to further increase efficiency at light load conditions in a redundant power supply system. Under specific conditions one of the power supplies is allowed to disable its DC/DC stage. This will save the power losses associated with this power supply and at the same time the other power supply will operate in a load range having a better efficiency. In order to enable the hot standby operation, the HOTSTANDBYEN\_H and the ISHARE pins need to be interconnected. A power supply will only be allowed to enter the hot-standby mode, when the HOTSTANDBYEN\_H pin is high, the load current is low (see *Figure 30*) and the supply was allowed to enter the hot-standby mode by the system controller via the appropriate  $|^2$ C command (by default disabled). The system controller needs to ensure that only one of the power supplies is allowed to enter the hot-standby mode.

If a power supply is in a fault condition, it will pull low its active-high HOTSTANDBYEN\_H pin which indicates to the other power supply that it is not allowed to enter the hot-standby mode or that it needs to return to normal operation should it already have been in the hot-standby mode.

NOTE: The system controller needs to ensure that only one of the power supplies is allowed to enter the hot-standby model.

*Figure 33* shows the achievable power loss savings when using the hot-standby mode operation. A total power loss reduction of 45% is achievable.






Figure 30. Hot-standby enable/disable current thresholds

Figure 31. PSU power losses with/without hot-standby mode




Figure 32. Recommended hot-standby configuration

In order to prevent voltage dips when the active power supply is unplugged while the other is in hot-standby mode, it is strongly recommended to add the external circuit as shown in *Figure 32*. If the PRESENT\_L pin status needs also to be read by the system controller, it is recommended to exchange the bipolar transistors with small signal MOS transistors or with digital transistors.



## 8.12 I2C / POWER MANAGEMENT BUS COMMUNICATION

The interface driver in the PFE supply is referenced to the  $V_1$  Return. The PFE supply is a communication Slave device only; it never initiates messages on the  $I^2C$  / SMBus by itself. The communication bus voltage and timing is defined in *Table 7* further characterized through:

- There are no internal pull-up resistors
- The SDA/SCL IOs are 3.3/5 V tolerant
- Full SMBus clock speed of 100 kbps
- Clock stretching limited to 1 ms
- SCL low time-out of >25 ms with recovery within 10 ms
- · Recognizes any time Start/Stop bus conditions




Figure 33. Physical layer of communication interface

The SMB\_ALERT\_L signal indicates that the power supply is experiencing a problem that the system agent should investigate. This is a logical OR of the Shutdown and Warning events. The power supply responds to a read command on the general SMB\_ALERT\_L call address 25(0x19) by sending its status register.

Communication to the DSP or the EEPROM will be possible as long as the input AC voltage is provided. If no AC is present, communication to the unit is possible as long as it is connected to a life  $V_1$  output (provided e.g. by the redundant unit). If only  $V_{SB}$  is provided, communication is not possible.

PARAMETE	R DESCRIPTION	CONDITION	MIN	MAX	UNIT
$V_{iL}$	Input low voltage		-0.5	1.0	V
$V_{iH}$	Input high voltage		2.3	5.5	V
$V_{hys}$	Input hysteresis		0.15		V
$V_{ m oL}$	Output low voltage	3 mA sink current	0	0.4	V
<i>t</i> <sub>r</sub>	Rise time for SDA and SCL		$20+0.1C_b^1$	300	Ns
<i>t</i> of	Output fall time ViHmin → ViLmax	$10 \text{ pF} < C_b^1 < 400 \text{ pF}$	20+0.1C <sub>b</sub> <sup>1</sup>	250	Ns
Á	Input current SCL/SDA	0.1  VDD < Vi < 0.9  VDD	-10	10	μΑ
$C_{i}$	Internal Capacitance for each SCL/SDA			50	pF
f <sub>SCL</sub>	SCL clock frequency		0	100	kHz
<i>R</i> <sub>pu</sub>	External pull-up resistor	f <sub>SCL</sub> ≤ 100 kHz		1000ns / C <sub>b</sub> <sup>1</sup>	Ω
<i>t</i> <sub>HDSTA</sub>	Hold time (repeated) START	fSCL ≤ 100 kHz	4.0		μS
<i>t</i> Low	Low period of the SCL clock	fSCL ≤ 100 kHz	4.7		μS
<i>t</i> HIGH	High period of the SCL clock	fSCL ≤ 100 kHz	4.0		μs
<i>t</i> susta	Setup time for a repeated START	fSCL ≤ 100 kHz	4.7		μS
<i>t</i> <sub>HDDAT</sub>	Data hold time	fSCL ≤ 100 kHz	0	3.45	μS
<i>t</i> sudat	Data setup time	fSCL ≤ 100 kHz	250		ns
<i>t</i> susto	Setup time for STOP condition	fSCL ≤ 100 kHz	4.0		μs
<i>t</i> BUF	Bus free time between STOP and START	fSCL ≤ 100 kHz	5		ms

<sup>&</sup>lt;sup>1</sup> Cb = Capacitance of bus line in pF, typically in the range of 10...400 pF

Table 7. PC / SMBus Specification




Figure 34. FC / SMBus Timing



Asia-Pacific E

Europe, Middle East

**North America** 

+86 755 298 85888

+353 61 225 977

#### 8.13 ADDRESS / PROTOCOL SELECTION (APS)

The APS pin provides the possibility to select the communication protocol and address by connecting a resistor to  $V_1$  return (0 V). A fixed addressing offset exists between the Controller and the EEPROM.

#### NOTES

If the APS pin is left open, the supply will operate with the PSMI protocol at controller / EEPROM addresses 0xB6/0xA6. The ASP pin is only read at start-up of the power supply. Therefore, it is not possible to change the communication protocol and address dynamically.

R <sub>APS</sub> (Ω) <sup>1)</sup>	Protocol	I <sup>2</sup> C Address <sup>2)</sup>		
MAPS (12)	Protocol	Controller	EEPROM	
820	Danner	0xB0	0xA0	
2700	Power — Manageme—	0xB2	0xA2	
5600	nt Bus	0xB4	0xA4	
8200	III Dus	0xB6	0xA6	
15000		0xB0	0xA0	
27000	PSMI	0xB2	0xA2	
56000	POIVII	0xB4	0xA4	
180000		0xB6	0xA6	

<sup>&</sup>lt;sup>1)</sup> E12 resistor values, use max 5% resistors, see also *Figure 35*.




Figure 35. FC address and protocol setting

#### 8.14 CONTROLLER AND EEPROM ACCESS

The controller and the EEPROM in the power supply share the same I<sup>2</sup>C bus physical layer (see *Figure 36*). An I<sup>2</sup>C driver device assures logic level shifting (3.3/5 V) and a glitch-free clock stretching. The driver also pulls the SDA/SCL line to nearly 0 V when driven low by the DSP or the EEPROM providing maximum flexibility when additional external bus repeaters are needed. Such repeaters usually encode the low state with different voltage levels depending on the transmission direction. The DSP will automatically set the I<sup>2</sup>C address of the EEPROM with the necessary offset when its own address is changed / set. In order to write to the EEPROM, first the write protection needs to be disabled by sending the appropriate command to the DSP. By default the write protection is on.

The EEPROM provides 256 bytes of user memory. None of the bytes are used for the operation of the power supply.




Figure 36. FC Bus to DSP and EEPROM



<sup>&</sup>lt;sup>2)</sup> The LSB of the address byte is the R/W bit. Table 8. Address and protocol encoding

#### 8.15 EEPROM PROTOCOL

The EEPROM follows the industry communication protocols used for this type of device. Even though page write / read commands are defined, it is recommended to use the single byte write / read commands.


#### WRITE

The write command follows the SMBus 1.1 Write Byte protocol. After the device address with the write bit cleared a first byte with the data address to write to is sent followed by the data byte and the STOP condition. A new START condition on the bus should only occur after 5ms of the last STOP condition to allow the EEPROM to write the data into its memory.



#### **READ**

The read command follows the SMBus 1.1 Read Byte protocol. After the device address with the write bit cleared the data address byte is sent followed by a repeated start, the device address and the read bit set. The EEPROM will respond with the data byte at the specified location.




#### 8.16 PSMI PROTOCOL

New power management features in computer systems require the system to communicate with the power supply to access current, voltage, fan speed, and temperature information. Current measurements provide data to the system for determining potential system configuration limitations and provide actual system power consumption for facility planning. Temperature and fan monitoring allow the system to better manage fan speeds and temperatures for optimizing system acoustics. Voltage monitoring allows the system to calculate input wattage and warning of system voltage regulation problems. The Power Supply Management Interface (PSMI) supports diagnostic capabilities and allows managing of redundant power supplies. The communication method is SMBus. The current design guideline is version 2.12.

The communication protocol is register based and defines a read and write communication protocol to read / write to a single register address. All registers are accessed via the same basic command given below. No PEC (Packet Error Code) is used.


#### WRITE

The write protocol used is the SMBus 2.0 Write Word protocol. All writes are 16-bit words; byte reads are not supported nor allowed. The shaded areas in the figure indicate bits and bytes written by the PSMI master device. See PFE Programming Manual for further information.



## READ

The read protocol used is the SMBus 2.0 Read Word protocol. All reads are 16-bit words; byte reads are not supported nor allowed. The shaded areas in the figure indicate bits and bytes written by the PSMI master device. See PFE Programming Manual for further information.





Asia-Pacific

Europe, Middle East

**North America** 

+86 755 298 85888

+353 61 225 977

## 8.17 POWER MANAGEMENT BUS PROTOCOL

The Power Management Bus is an open standard protocol that defines means of communicating with power conversion and other devices.


For more information, please see the System Management Interface Forum web site at: www.powerSIG.org.

Power Management Bus command codes are not register addresses. They describe a specific command to be executed. The PFE850-12-054xA supply supports the following basic command structures:


- Clock stretching limited to 1 ms
- SCL low time-out of >25 ms with recovery within 10 ms
- · Recognized any time Start/Stop bus conditions

#### WRITE

The write protocol is the SMBus 1.1 Write Byte/Word protocol. Note that the write protocol may end after the command byte or after the first data byte (Byte command) or then after sending 2 data bytes (Word command).




In addition, Block write commands are supported with a total maximum length of 255 bytes. See PFE Programming Manual for further information.




#### **READ**

The read protocol is the SMBus 1.1 Read Byte/Word protocol. Note that the read protocol may request a single byte or word.



In addition, Block read commands are supported with a total maximum length of 255 bytes. See PFE Programming Manual BCA.00006 for further information.





#### 8.18 GRAPHICAL USER INTERFACE

Bel Power Solutions provides with its "I<sup>2</sup>C Utility" a Windows® XP/Vista/Win7 compatible graphical user interface allowing the programming and monitoring of the PFE850-12-054xA Front-End.

The utility can be downloaded on <u>befuse.com/power-solutions</u> and supports both the PSMI and Power Management Bus protocols.

The GUI allows automatic discovery of the units connected to the communication bus and will show them in the navigation tree. In the monitoring view the power supply can be controlled and monitored.

If the GUI is used in conjunction with the PFE850-12-054xA Evaluation Kit it is also possible to control the PSON\_L pin(s) of the power supply.

Further there is a button to disable the internal fan for approximately 10 seconds. This allows the user to take input power measurements without fan consumptions to check efficiency compliance to the Climate Saver Computing Platinum specification.

The monitoring screen also allows to enable the hot-standby mode on the power supply. The mode status is monitored and by changing the load current it can be monitored when the power supply is being disabled for further energy savings. This obviously requires 2 power supplies being operated as a redundant system (like the evaluation kit).

NOTE: The user of the GUI needs to ensure that only one of the power supplies have the hot-standby mode enabled.




Figure 37. Monitoring dialog of the I2C Utility



#### 9. TEMPERATURE AND FAN CONTROL

To achieve best cooling results sufficient airflow through the supply must be ensured. Do not block or obstruct the airflow at the rear of the supply by placing large objects directly at the output connector. The PFE850-12-054NA is provided with a normal airflow, which means the air enters through the rear of the supply and leaves at the front. The PFE850-12-054RA is provided with a reverse airflow, which means the air enters through the front of the supply and leaves at the rear. PFE supplies have been designed for horizontal operation.

The fan inside of the supply is controlled by a microprocessor. The rpm of the fan is adjusted to ensure optimal supply cooling and is a function of output power and the inlet temperature.

For the normal airflow version additional constraints apply because of the AC-connector. In a normal airflow unit, the hot air is exiting the power supply unit at the AC-inlet. The IEC connector on the unit is rated 105°C. If 70°C mating connector is used then end user must derate the input power to meet a maximum 70°C temperature at the front, see *Figure 43*.

**NOTE:** It is the responsibility of the user to check the front temperature in such cases. The unit is not limiting its power automatically to meet such a temperature limitation.




Figure 38. Airflow direction




Figure 39. Fan speed vs. main output load for PFE850-12-054NA




Figure 41. Thermal derating for PFE850-12-054NA




Figure 40. Fan speed vs. main output load for PFE850-12-054RA




Figure 42. Thermal derating for PFE850-12-054RA



## 10. ELECTROMAGNETIC COMPATIBILITY

#### 10.1 IMMUNITY

NOTE: Most of the immunity requirements are derived from EN 55024:1998/A2:2003.

PARAMETER	DESCRIPTION / CONDITION	CRITERION
ESD Contact Discharge	IEC / EN 61000-4-2, ±8 kV, 25+25 discharges per test point (metallic case, LEDs, connector body)	В
ESD Air Discharge	IEC / EN 61000-4-2, ±15 kV, 25+25 discharges per test point (non-metallic user accessible surfaces)	В
Radiated Electromagnetic Field	IEC / EN 61000-4-3, 10 V/m, 1 kHz/80% Amplitude Modulation, 1 μs Pulse Modulation, 10 kHz2 GHz	Α
Burst	IEC / EN 61000-4-4, level 3 AC port ±2 kV, 1 minute DC port ±1 kV, 1 minute	В
Surge	IEC / EN 61000-4-5 Line to earth: level 3, ±2 kV Line to line: level 2, ±1 kV	V <sub>SB</sub> : A; V <sub>1</sub> : B <sup>1</sup> A
RF Conducted Immunity	IEC/EN 61000-4-6, Level 3, 10 Vrms, CW, 0.1 80 MHz	Α
Voltage Dips and Interruptions	IEC/EN 61000-4-11 1: Vi 230 V, 100% Load, Phase 0 °, Dip 100%, Duration 10 ms 2: Vi 230 V, 100% Load, Phase 0 °, Dip 100%, Duration 20 ms 3: Vi 230 V, 100% Load, Phase 0 °, Dip 100%, Duration >20 ms	A V <sub>SB</sub> : A; V <sub>1</sub> : B V <sub>SB</sub> , V <sub>1</sub> : B

 $<sup>^{1}</sup>$   $V_{1}$  drops to 90 ... 97%  $V_{1 \text{ nom}}$  for 3 ms

#### 10.2 EMISSION

PARAMETER	DESCRIPTION / CONDITION	CRITERION
Conducted Emission	EN 55022 / CISPR 22: 0.15 30 MHz, QP and AVG, single unit EN 55022 / CISPR 22: 0.15 30 MHz, QP and AVG, 2 units in rack system	Class A 6 dB margin Class A 6 dB margin
Radiated Emission	EN 55022 / CISPR 22: 30 MHz 1 GHz, QP, single unit EN 55022 / CISPR 22: 30 MHz 1 GHz, QP, 2 units in rack system	Class A 6 dB margin Class A 6 dB margin
Harmonic Emissions	IEC 61000-3-2, Vin = 100 VAC/ 60 Hz, 100% Load IEC 61000-3-2, Vin = 120 VAC/ 60 Hz, 100% Load IEC 61000-3-2, Vin = 200 VAC/ 60 Hz, 100% Load IEC 61000-3-2, Vin = 230 VAC/ 50 Hz, 100% Load IEC 61000-3-2, Vin = 240 VAC/ 50 Hz, 100% Load	Class A Class A Class A Class A Class A Class A
Acoustical Noise	Sound power statistical declaration (ISO 9296, ISO 7779, IS9295) @ 50% load	42 dBA
AC Flicker	IEC / EN 61000-3-3, dmax < 3.3%	PASS

## 11. SAFETY / APPROVALS

Maximum electric strength testing is performed in the factory according to EN IEC 62368-1, and UL/CSA 62368-1. Input-to-output electric strength tests should not be repeated in the field. Bel Power Solutions will not honor any warranty claims resulting from electric strength field tests.

PAR	AMETER	DESCRIPTION / CONDITION	MIN	NOM	MAX	UNIT
	Agency Approvals	Approved to latest edition of the following standards: UL/CSA 62368-1 and EN/IEC 62368-1				
	Isolation Strength	Input (L/N) to case (PE) Input (L/N) to output Output to case (PE)		Basic Reinforced Functional		
<b>d</b> c	Creepage / Clearance	Primary (L/N) to protective earth (PE) Primary to secondary				
	Electrical Strength Test	Input to case Input to output (tested by manufacturer only)	2121 4242			VDC



 Asia-Pacific
 Europe, Middle East
 North America

 +86 755 298 85888
 +353 61 225 977
 +1 408 785 5200


### 12. ENVIRONMENTAL

PARA	METER	DESCRIPTION / CONDITION	MIN N	OM MAX	UNIT
T <sub>A</sub>	Ambient Temperature	Vi min to Vi max, H nom, &B nom	0	+45	°C
<b>7</b> <sub>Ae</sub> xt	Extended Temp. Range	Derated output (see Figure 20 and Figure 41)	+45	+65	°C
Ts	Storage Temperature	Non-operational	-20	+70	°C
	Altitude	Operational, above Sea Level		10,000	Feet
<b>N</b> a	Audible Noise	$V_{\text{i nom}}$ , 50% $I_{\text{o nom}}$ , $T_{\text{A}} = 25^{\circ}\text{C}$		42	dBA

## 13. MECHANICAL

PARA	METER	DESCRIPTION / CONDITION	MIN	NOM	MAX	UNIT
		Width		54.5		mm
	Dimensions	Heigth		40.0		mm
		Depth		321.5		mm
m	Weight			950		g

**NOTE:** A 3D step file of the power supply casing is available on request.








Figure 45. Side View 2





Figure 46. Front and Rear View



#### 14. CONNECTORS



Power Supply Connector: Tyco Electronics P/N 2-1926736-3 Mating Connector: Tyco Electronics P/N 2-1926739-5 or FCI 10108888-R10253SLF

NOTE: Column 5 is recessed (short pins)

PIN	NAME	DESCRIPTION
Output		
6, 7, 8, 9, 10	V1	+12 VDC main output
1, 2, 3, 4, 5	PGND	Power ground (return)
Control Pins		
A1	VSB	Standby positive output (+3.3/5 V)
B1	VSB	Standby positive output (+3.3/5 V)
C1	VSB	Standby positive output (+3.3/5 V)
D1	VSB	Standby positive output (+3.3/5 V)
E1	VSB	Standby positive output (+3.3/5 V)
A2	SGND	Signal ground (return)
B2	SGND	Signal ground (return)
C2	HOTSTANDBYEN_H	Hot standby enable signal: active-high
D2	VSB_SENSE_R	Standby output negative sense
E2	VSB_SENSE	Standby output positive sense
A3	APS	I <sup>2</sup> C address and protocol selection (select by a pull down resistor)
В3	N/C	Reserved
C3	SDA	I <sup>2</sup> C data signal line
D3	V1_SENSE_R	Main output negative sense
E3	V1_SENSE	Main output positive sense
A4	SCL	I <sup>2</sup> C clock signal line
B4	PSON_L	Power supply on input (connect to A2/B2 to turn unit on): active-low
C4	SMB_ALERT_L	SMB Alert signal output: active-low
D4	N/C	Reserved
E4	ACOK_H	AC input OK signal: active-high
A5	PSKILL_H	Power supply kill (lagging pin): active-high
B5	ISHARE	Current share bus (lagging pin)
<b>C</b> 5	PWOK_H	Power OK signal output (lagging pin): active-high
D5	VSB_SEL	Standby voltage selection (lagging pin)
E5	PRESENT_L	Power supply present (lagging pin): active-low

Figure 40. Pin Assignment



## 15. ACCESSORIES

ITEM	DESCRIPTION	ORDERING PN	SOURCE
The second secon	I <sup>2</sup> C Utility Windows XP/Vista/7 compatible GUI to program, control and monitor PFE Front-Ends (and other I <sup>2</sup> C units)	N/A	belfuse.com/power-solutions
	Dual Connector Board Connector board to operate 2 PFE units in parallel. Includes an on-board USB to I <sup>2</sup> C converter (use I <sup>2</sup> C Utility as desktop software).	SNP-OP-BOARD-01	Bel Power Solution
	Latch Lock Optional latch lock to prevent accidental removal of the power supply from the system while the AC plug is engaged.	XSL.00019.0	Bel Power Solution

## For more information on these products consult: tech.support@psbel.com

**NUCLEAR AND MEDICAL APPLICATIONS** - Products are not designed or intended for use as critical components in life support systems, equipment used in hazardous environments, or nuclear control systems.

**TECHNICAL REVISIONS** - The appearance of products, including safety agency certifications pictured on labels, may change depending on the date manufactured. Specifications are subject to change without notice.



Asia-Pacific

Europe, Middle East

**North America** 

+86 755 298 85888

+353 61 225 977