# Product Preview

# DDR 1.8 Amp Source / Sink V<sub>TT</sub> Termination Regulator

The NCP51145 is a linear regulator designed to supply a regulated  $V_{TT}$  termination voltage for DDR–II, DDR–III, LPDDR–III and DDR–IV memory applications. The regulator is capable of actively sourcing and sinking  $\pm 1.8$  A peak currents while regulating an output voltage to within  $\pm 20$  mV. The output termination voltage is regulated to track  $V_{DDQ}$  / 2 by two external voltage divider resistors connected to the PV<sub>CC</sub>, GND, and  $V_{REF}$  pins.

The NCP51145 incorporates a high–speed differential amplifier to provide ultra–fast response to line and load transients. Other features include source/sink current limiting, soft–start and on–chip thermal shutdown protection.

### **Features**

- For DDR V<sub>TT</sub> Applications, Source/Sink Currents:
- Supports DDR-II to  $\pm 1.8$  A, DDR-III to  $\pm 1.5$  A
- Supports LPDDR-III and DDR-IV to ±1.2 A
- Stable Using Ceramic-Only (Very Low ESR) Capacitors
- Integrated Power MOSFETs
- High Accuracy V<sub>TT</sub> Output at Full-Load
- Fast Transient Response
- Built-in Soft-Start
- Shutdown for Standby or Suspend Mode
- Integrated Thermal and Current-Limit Protection
- NCP51145MWTAG Wettable Flank Option for Enhanced Optical Inspection
- These Devices are Pb-Free and are RoHS Compliant

# **Typical Applications**

- DDR-II / DR-III / DDR-IV SDRAM Termination Voltage
- Motherboard, Notebook, and VGA Card Memory Termination
- Set Top Box, Digital TV, Printers
- Low Power DDR-3LP

ON

# ON Semiconductor®

http://onsemi.com

# MARKING DIAGRAMS



SOIC-8 EP D SUFFIX CASE 751AC





DFN8 MN SUFFIX CASE 506AA



51145 = Specific Device Code XX = Specific Device Code


M = Date Code

A = Assembly Location

Y = Year
WW = Work Week
Pb-Free Package

(Note: Microdot may be in either location)

# **PIN CONNECTIONS**



#### ORDERING INFORMATION

Device	Package	Shipping <sup>†</sup>
NCP51145PDR2G	SOIC-8 (Pb-Free)	2500 / Tape & Reel
NCP51145MNTAG	DFN-8 (Pb-Free)	3000 / Tape & Reel
NCP51145MWTAG	DFN-8 (Pb-Free)	3000 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

This document contains information on a product under development. ON Semiconductor reserves the right to change or discontinue this product without notice.




Figure 1. Application Diagram

# PIN FUNCTION DESCRIPTION

Pin No. SO8-EP	Pin Name	Description
1	PV <sub>CC</sub>	Input voltage which supplies current to the output pin. $C_{IN}$ = 470 $\mu F$ with low ESR.
2	GND	Common Ground
3	V <sub>REF</sub>	Buffered reference voltage input equal to $\frac{1}{2}$ of $V_{DDQ}$ and active low shutdown pin. An external resistor divider dividing down the $PV_{CC}$ voltage creates the regulated output voltage. Pulling the pin to ground (0.15 V maximum) turns the device off.
4	V <sub>TT</sub>	Regulator output voltage capable of sourcing and sinking current while regulating the output rail. $C_{OUT}$ = 10 $\mu F$ Ceramic
5	NC	True No Connect
6	V <sub>CC</sub>	The $V_{CC}$ pin is a 5 V input pin that provides internal bias to the controller. $PV_{CC}$ should always be kept lower or equal to $V_{CC}$ .
7	NC	True No Connect
8	NC	True No Connect
EP	Thermal Pad	Pad for thermal connection. The exposed pad must be connected to the ground plane using multiple vias for maximum power dissipation performance.

### **ABSOLUTE MAXIMUM RATINGS**

Rating		Value	Unit
Input Supply Voltage Range ( $V_{CC} \ge PV_{CC}$ ) (Note 1)	PV <sub>CC</sub> , V <sub>CC</sub>	-0.3 to 6	V
Output Voltage Range	V <sub>TT</sub>	-0.3 to 6	V
Reference Input Range	$V_{REF}$	-0.3 to 6	V
Maximum Junction Temperature	T <sub>J(max)</sub>	150	°C
Storage Temperature Range	TSTG	-65 to 150	°C
ESD Capability, Human Body Model (Note 2)		2	kV
ESD Capability, Machine Model (Note 2)	ESDMM	200	V
Lead Temperature Soldering Reflow (SMD Styles Only), Pb–Free Versions (Note 3)	T <sub>SLD</sub>	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. Refer to ELECTRICAL CHĂRACTERISTICS and APPLICATION INFORMATION for Safe Operating Area.
- 2. This device series incorporates ESD protection and is tested by the following methods:
  - ESD Human Body Model tested per AEC-Q100-002 (EIA/JESD22-A114)
  - ESD Machine Model tested per AEC-Q100-003 (EIA/JESD22-A115)
- Latchup Current Maximum Rating: ≤150 mA per JEDEC standard: JÉSD78
- 3. For information, please refer to our Soldering and Mounting Techniques Reference Manual, SOLDERRM/D

### THERMAL CHARACTERISTICS

Rating		Value	Unit
Thermal Characteristics, SO8–EP (Note 4) Thermal Resistance, Junction–to–Air (Note 5)	$R_{ hetaJA}$	82	°C/W
Thermal Reference, Junction–to–Lead2 (Note 5)	R <sub>ΨJL</sub>	TBD	

- 4. Refer to ELECTRICAL CHARACTERISTIS and APPLICATION INFORMATION for Safe Operating Area.
- 5. Values based on copper area of 645 mm<sup>2</sup> (or 1 in<sup>2</sup>) of 1 oz copper thickness and FR4 PCB substrate.

# **OPERATING RANGES** (Note 6)

Rating	Symbol	Min	Max	Unit
Input Voltage	PV <sub>CC</sub>	1.0	5.5	V
Bias Supply Voltage	V <sub>CC</sub>	4.75	5.25	V
Ambient Temperature	$T_A$	-40	85	°C

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

6. Refer to ELECTRICAL CHARACTERISTICS and APPLICATION INFORMATION for Safe Operating Area.

# **ELECTRICAL CHARACTERISTICS**


 $PV_{CC} = 1.8 \text{ V} / 1.5 \text{ V}; V_{CC} = 5 \text{ V}; V_{REF} = 0.9 \text{ V} / 0.75 \text{ V}; C_{TT} = 10 \text{ } \mu\text{F} \text{ (Ceramic)}, T_{A} = +25 ^{\circ}\text{C}, unless otherwise specified.}$ 

Parameter	Test Conditions	Symbol	Min	Тур	Max	Unit
REGULATOR OUTPUT						
Output Offset Voltage	I <sub>out</sub> = 0 A	Vos	-16	_	+16	mV
Load Regulation	$I_{out} = \pm 1.8 \text{ A}, PV_{CC} = 1.8 \text{ V}, V_{REF} = 0.9 \text{ V}$		-4	-	+4	
	$I_{out} = \pm 1.5 \text{ A}, PV_{CC} = 1.5 \text{ V}, V_{REF} = 0.75 \text{ V}$	D				>/
	$I_{out} = \pm 1.2 \text{ A}, PV_{CC} = 1.35 \text{ V}, V_{REF} = 0.675 \text{ V}$	Reg <sub>load</sub>				mV
	$I_{out} = \pm 1.2 \text{ A}, PV_{CC} = 1.2 \text{ V}, V_{REF} = 0.6 \text{ V}$	1				
INPUT AND STANDBY CURREN	TS	•	•	•		
Bias Supply Current	I <sub>out</sub> = 0 A	I <sub>BIAS</sub>	_	1	2.5	mA
Standby Current	$V_{REF}$ < 0.2 V (Shutdown), $R_{LOAD}$ = 180 $\Omega$	I <sub>STB</sub>	_	2	90	μΑ
CURRENT LIMIT PROTECTION						
0	PV <sub>CC</sub> = 1.8 V, V <sub>REF</sub> = 0.9 V		2	-	3.5	А
Current Limit	PV <sub>CC</sub> = 1.5 V, V <sub>REF</sub> = 0.75 V	I <sub>LIM</sub>	1.5	_	3.5	
SHUTDOWN THRESHOLDS		•	•	•	-	
O	Enable	V <sub>IH</sub> V <sub>IL</sub>	0.45	_	_	.,
Shutdown Threshold Voltage	Shutdown		_	_	0.15	V
THERMAL SHUTDOWN		-		-		-
Thermal Shutdown Temperature	V <sub>CC</sub> = 5 V	T <sub>SD</sub>	-	125	_	°C
Thermal Shutdown Hysteresis	V <sub>CC</sub> = 5 V	T <sub>SH</sub>	_	35	-	°C

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

### PACKAGE DIMENSIONS


# SOIC-8 EP CASE 751AC **ISSUE B**



- NOTES:
  1. DIMENSIONS AND TOLERANCING PER
  ASME Y14.5M, 1994.
  2. DIMENSIONS IN MILLIMETERS (ANGLES
- 2. DIMENSIONS IN MILLIMETERS (ANGLE IN DEGREES).
  3. DIMENSION 5 DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 MM TOTAL IN EXCESS OF THE "b" DIMENSION AT MAXIMUM MATERIAL CONDITION.
- DATUMS A AND B TO BE DETERMINED AT DATUM PLANE H.

	MILLIMETERS		
DIM	MIN	MAX	
Α	1.35	1.75	
A1	0.00	0.10	
A2	1.35	1.65	
b	0.31	0.51	
b1	0.28	0.48	
С	0.17	0.25	
c1	0.17	0.23	
D	4.90	BSC	
E	6.00	BSC	
E1	3.90	BSC	
е	1.27	BSC	
L	0.40	1.27	
L1	1.04 REF		
F	2.24	3.20	
G	1.55	2.51	
h	0.25	0.50	
θ	0 °	8°	


# **SOLDERING FOOTPRINT\***



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

### PACKAGE DIMENSIONS

# DFN8 2x2, 0.5P CASE 506AA ISSUE E



#### NOTES:

- NOTES.


  1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.

  2. CONTROLLING DIMENSION: MILLIMETERS.

  3. DIMENSION 6 APPLIES TO PLATED
- DIMENSION APPLIES TO PLATED
  TERMINAL AND IS MEASURED BETWEEN
  0.15 AND 0.20 MM FROM TERMINAL TIP.
  COPLANARITY APPLIES TO THE EXPOSED
  PAD AS WELL AS THE TERMINALS.

	MILLIMETERS		
DIM	MIN	MAX	
Α	0.80	1.00	
A1	0.00	0.05	
A3	0.20	REF	
b	0.20	0.30	
D	2.00 BSC		
D2	1.10	1.30	
Е	2.00	BSC	
E2	0.70	0.90	
е	0.50 BSC		
K	0.30 REF		
L	0.25	0.35	
L1		0.10	

# **RECOMMENDED** SOLDERING FOOTPRINT\*



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

**DETAIL A** ←D2→ 8X L E<sub>2</sub> Іп фіф п 8x **b** 0.10 CAB е С 0.05 NOTE 3 **BOTTOM VIEW** 

ON Semiconductor and the (III) are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC date seets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

# **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative