8-Output DB800ZL Derivative for PCIe Gen1-4 and UPI with Write Lock

9ZXL0832E / 9ZXL0852E Datasheet

Description

The 9ZXL0832E / 9ZXL0852E are second-generation, enhanced performance DB800ZL differential buffers. The parts are pin-compatible to the 9ZXL0831A and 9ZXL0851A while offering a much improved phase jitter performance. A fixed external feedback maintains low drift for critical QPI/UPI applications. The 9ZXL0832E and 9ZXL0852E have an SMBus Write Lockout pin for increased device and system security.

PCIe Clocking Architectures Supported

- Common Clocked (CC)
- Independent Reference (IR) with and without spread spectrum

Typical Application

- Servers
- Storage
- Networking
- SSDs

Output Features

- 8 Low-Power (LP) HCSL output pairs (0832E)
- 8 Low-Power (LP) HCSL output pairs with 85Ω Zout (0852E)


Features

- SMBus write lock feature; increases system security
- LP-HCSL outputs; eliminate 16 resistors, save 27mm² of area (0832E)
- LP-HCSL outputs with 85Ω Zout; eliminate 32 resistors, save 64mm² of area (0852E)
- 8 OE# pins; hardware control of each output
- Selectable PLL BW; minimizes jitter peaking in cascaded PLL topologies
- Hardware/SMBus control of PLL bandwidth and bypass; change mode without power cycle
- Spread spectrum compatible; tracks spreading input clock for EMI reduction
- 100MHz & 133.33MHz PLL Mode; UPI and legacy QPI support
- 6 × 6 mm 48-VFQFPN package; small board footprint

Key Specifications


- Cycle-to-cycle jitter < 50ps
- Output-to-output skew < 50ps
- Input-to-output delay: Fixed at 0ps
- Input-to-output delay variation < 50ps
- Phase jitter: PCle Gen4 < 0.5ps rms
- Phase jitter: QPI/UPI > = 9.6GB/s < 0.2ps rms</p>
- Phase jitter: IF-UPI < 1.0ps rms

Block Diagram





Pin Assignments



48-VFQFPN, 6 x 6 mm, 0.4mm pitch

Power Management Table

		SMBus			PLL State if not
CKPWRGD_PD#	DIF_IN	EN bit	OE[x]#	DIF[x]	in Bypass Mode
0	Х	Х	Х	Low/Low	OFF
1	Running	0	0	Low/Low	ON
		0	1	Low/Low	ON
		1	0	Running	ON
		1	1	Low/Low	ON

PLL Operating Mode Table

HiBW_BypM_LoBW#	MODE
Low	PLL Lo BW
Mid	Bypass
High	PLL Hi BW

NOTE: PLL is OFF in Bypass Mode

PLL Operating Mode Readback Table

HiBW_BypM_LoBW#	Byte0, bit 7	Byte 0, bit 6
Low (Low BW)	0	0
Mid (Bypass)	0	1
High (High BW)	1	1

SMBus Address

Address	+ Read/Write bit
1101100	X

Power Connections

Pin	Number	December 41 a.m.
VDD	GND	Description
44	49	Analog PLL
3	2	Analog input
10,15,19, 27,34,38,42	49	DIF clocks

Functionality at Power Up (PLL Mode)

	DIF_IN	
100M_133M#	MHz	DIF[x]
1	100.00	DIF_IN
0	133.33	DIF_IN



Pin Descriptions


Pin #	Pin Name	Туре	Description
1	^CKPWRGD_PD#	IN	Input notifies device to sample latched inputs and start up on first high assertion. Low enters Power Down Mode, subsequent
		",	high assertions exit Power Down Mode. This pin has internal pull-up resistor.
2	GND	GND	Ground pin.
3	VDDR	PWR	Power supply for differential input clock (receiver). This VDD should be treated as an analog power rail and filtered
		. , , , ,	appropriately. Nominally 3.3V.
4	DIF_IN	IN	HCSL true input.
5	DIF_IN#	IN	HCSL complementary input
6	SMBDAT	I/O	Data pin of SMBUS circuitry
7	SMBCLK	IN	Clock pin of SMBUS circuitry
8	FBOUT_NC#	OUT	Complementary half of differential feedback output. This pin should NOT be connected to anything outside the chip. It exists to provide delay path matching to get 0 propagation delay.
9	FBOUT_NC	OUT	True half of differential feedback output. This pin should NOT be connected to anything outside the chip. It exists to provide delay path matching to get 0 propagation delay.
10	VDD	PWR	Power supply, nominally 3.3V.
44		INI	Active low input for enabling output 0. This pin has an internal pull-down.
11	vOE0#	IN	1 = disable outputs, 0 = enable outputs.
12	NC	N/A	No connection.
13	DIF0	OUT	Differential true clock output
14	DIF0#	OUT	Differential complementary clock output.
15	VDD	PWR	Power supply, nominally 3.3V.
16	DIF1	OUT	Differential true clock output.
17	DIF1#	OUT	Differential complementary clock output.
40	054"		Active low input for enabling output 1. This pin has an internal pull-down.
18	vOE1#	IN	1 = disable outputs, 0 = enable outputs.
19	VDD	PWR	Power supply, nominally 3.3V.
20	NC	N/A	No connection.
21	DIF2	OUT	Differential true clock output.
22	DIF2#	OUT	Differential complementary clock output.
23	vOE2#	IN	Active low input for enabling output 2. This pin has an internal pull-down. 1 = disable outputs, 0 = enable outputs.
			Active low input for enabling output 3. This pin has an internal pull-down.
24	vOE3#	IN	1 = disable outputs, 0 = enable outputs.
25	DIF3	OUT	Differential true clock output.
26	DIF3#	OUT	Differential complementary clock output.
27	VDD	PWR	Power supply, nominally 3.3V.
28	DIF4	OUT	Differential true clock output.
29	DIF4#	OUT	Differential complementary clock output.
	511 111	- 501	Active low input for enabling output 4. This pin has an internal pull-down.
30	vOE4#	IN	1 = disable outputs, 0 = enable outputs.
31	vOE5#	IN	Active low input for enabling output 5. This pin has an internal pull-down. 1 = disable outputs, 0 = enable outputs.
32	DIF5	OUT	Differential true clock output.
33	DIF5#	OUT	Differential complementary clock output.
34	VDD	PWR	Power supply, nominally 3.3V.
35	DIF6	OUT	Differential true clock output.
36	DIF6#	OUT	Differential complementary clock output.
37	vOE6#	IN	Active low input for enabling output 6. This pin has an internal pull-down.
			1 = disable outputs, 0 = enable outputs.
38	VDD	PWR	Power supply, nominally 3.3V.



Pin Descriptions (cont.)

Pin #	Pin Name	Type	Description
39	DIF7	OUT	Differential true clock output.
40	DIF7#	OUT	Differential complementary clock output.
41	vOE7#	IN	Active low input for enabling output 7. This pin has an internal 120kohm pull-down.
41	VOL1#	IIN	1 = disable outputs, 0 = enable outputs.
42	VDD	PWR	Power supply, nominally 3.3V.
43	NC	N/A	No connection.
44	VDDA	PWR	Power supply for PLL core.
45	NC	N/A	No connection.
			This pin prevents SMBus writes when asserted. SMBus reads are not affected. This pin has an internal 120kohm pull down.
46	vSMB_WRTLOCK	IN	0 = SMBus writes allows, 1 = SMBus writes blocked.
			3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3
47	^100M 133M#	LATCHED	3.3V Input to select operating frequency. This pin has an internal 120kohm pull-up resistor. See Functionality Table for definition.
	Toolii _ Toolii ii	IN	over input to oblock operating inequality. This pin has all internal resolution up to oblock. Ode it allocations to desirable.
48	^HIBW BYPM LOBW#	LATCHED	Tri-level input to select High BW, Bypass or Low BW Mode. Has an internal 120kohm pull up resistor. See PLL Operating
70		IN	Mode Table for details.
49	EPAD	PWR	Ground

Test Loads



Parameters for Low-Power HCSL Output Test Load

Device	Rs (Ω)	Ζο (Ω)	L (Inches)	CL (pF)
9ZXL083x	27	85	10	2
32AL003A	33	100	10	2
9ZXL085x*	Internal	85	10	2
9Z/LU00X	7.5	100	10	2

^{*}Contact factory for versions of this device with Zo=100 Ω .

Alternate Terminations

The LP-HCSL output can easily drive other logic families. See <u>"AN-891 Driving LVPECL, LVDS, and CML Logic with IDT's "Universal" Low-Power HCSL Outputs"</u> for termination schemes for LVPECL, LVDS, CML and SSTL.



Absolute Maximum Ratings

Stresses above the ratings listed below can cause permanent damage to the 9ZXL0832E / 9ZXL0852E. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Units	Notes
Supply Voltage	VDDx				3.9	V	1,2
Input Low Voltage	V_{IL}		GND-0.5			V	1
Input High Voltage	V _{IH}	Except for SMBus interface			V _{DD} +0.5	V	1,3
Input High Voltage	V _{IHSMB}	SMBus clock and data pins			3.9	V	1
Storage Temperature	Ts		-65		150	°C	1
Junction Temperature	Tj				125	°C	1
Input ESD Protection	ESD prot	Human Body Model	2500			V	1

¹ Guaranteed by design and characterization, not 100% tested in production.

Electrical Characteristics-DIF_IN Clock Input Parameters

T_{AMB} = over the specified operating range. Supply voltages per normal operation conditions; see Test Loads for loading conditions

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Units	Notes
Input Crossover Voltage - DIF_IN	V _{CROSS}	Cross over voltage	150		900	mV	1
Input Swing - DIF_IN	V _{SWING}	Differential value	300			mV	1
Input Slew Rate - DIF_IN	dv/dt	Measured differentially	0.4		8	V/ns	1,2
Input Leakage Current	I _{IN}	$V_{IN} = V_{DD}$, $V_{IN} = GND$	-5		5	μA	
Input Duty Cycle	d _{tin}	Measurement from differential waveform	45		55	%	1
Input Jitter - Cycle to Cycle	J_{DIFIn}	Differential measurement	0		125	ps	1

Guaranteed by design and characterization, not 100% tested in production.

Electrical Characteristics-SMBus

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Units	Notes
SMBus Input Low Voltage	V_{ILSMB}				0.8	V	
SMBus Input High Voltage	V_{IHSMB}		2.1		V_{DDSMB}	V	
SMBus Output Low Voltage	V_{OLSMB}	at I _{PULLUP}			0.4	V	
SMBus Sink Current	I _{PULLUP}	at V _{OL}	4			mA	
Nominal Bus Voltage	V_{DDSMB}		2.7		3.6	V	1
SCLK/SDATA Rise Time	t _{RSMB}	(Max V_{IL} - 0.15V) to (Min V_{IH} + 0.15V)			1000	ns	1
SCLK/SDATA Fall Time	t FSMB	(Min V_{lH} + 0.15V) to (Max V_{lL} - 0.15V)			300	ns	1
SMBus Operating Frequency	f _{MAXSMB}	Maximum SMBus operating frequency			500	kHz	5

¹ Guaranteed by design and characterization, not 100% tested in production.

² Operation under these conditions is neither implied nor guaranteed.

³ Not to exceed 3.9V.

²Slew rate measured through +/-75mV window centered around differential zero

² Control input must be monotonic from 20% to 80% of input swing.

³ Time from deassertion until outputs are > 200mV.

⁴DIF_IN input.

⁵ The differential input clock must be running for the SMBus to be active.



Electrical Characteristics-Input/Supply/Common Output Parameters

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units	Notes
VDDx	Supply Voltage	Supply voltage for core and analog	3.135	3.3	3.465	V	
VDDIO	Output Supply Voltage	Supply voltage for DIF outputs, if present 0.9975 1.05		3.465	V		
Тамв	Ambient Operating Temperature	Industrial range (T _{IND}) -40 25		85	°C		
V _{IH}	Input High Voltage	Single-ended inputs, except SMBus, tri-level inputs	2		V _{DD} + 0.3	V	
V _{IL}	Input Low Voltage	Single-ended inputs, except SMBus, tri-level inputs	GND - 0.3		0.8	V	
V _{IH}	Input High Voltage	Tri-level inputs	2.2		V _{DD} + 0.3	V	
V _{IL}	Input Mid Voltage	Tri-level inputs	1.2	VDD/2	1.8	V	
V _{IL}	Input Low Voltage	Tri-level inputs	GND - 0.3		0.8	V	
I _{IN}		Single-ended inputs, V _{IN} = GND, V _{IN} = V _{DD}	-5		5	μΑ	
	Innut Current	Single-ended inputs					
I _{INP}	Input Current	V _{IN} = 0 V; inputs with internal pull-up resistors	-50		50	μA	
		V _{IN} = V _{DD} ; inputs with internal pull-down resistors					
F _{ibyp}		V _{DD} = 3.3 V, Bypass Mode	1		400	MHz	
F _{ipII}	Input Frequency	V _{DD} = 3.3 V, 100MHz PLL Mode	98.5	100.00	102.5	MHz	
F _{ipII}		V _{DD} = 3.3 V, 133.33MHz PLL Mode	132	133.33	135	MHz	
L _{pin}	Pin Inductance				7	nH	1
C _{IN}		Logic inputs, except DIF_IN	1.5		5	pF	1
C _{INDIF_IN}	Capacitance	DIF_IN differential clock inputs	1.5		2.7	pF	1,4
Соит		Output pin capacitance			6	pF	1
T _{STAB}	Clk Stabilization	From V _{DD} power-up and after input clock stabilization or de-assertion of PD# to 1st clock		1.0	1.8	ms	1,2
f MODINPCIe	Input SS Modulation Frequency PCIe	Allowable frequency for PCIe applications (Triangular modulation)	30		33	kHz	
L ATOE#	OE# Latency	DIF start after OE# assertion DIF stop after OE# deassertion	4 5		10	clocks	1,2,3
t DRVPD	Tdrive_PD#	DIF output enable after PD# de-assertion		49	300	μs	1,3
t⊧	Tfall	Fall time of control inputs			5	ns	2
t _R	Trise	Rise time of control inputs			5	ns	2

¹ Guaranteed by design and characterization, not 100% tested in production.

² Control input must be monotonic from 20% to 80% of input swing.

³ Time from deassertion until outputs are > 200mV.

⁴DIF_IN input.



Electrical Characteristics-Current Consumption

T_{AMB} = over the specified operating range. Supply voltages per normal operation conditions; see Test Loads for loading conditions

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units	Notes
I _{DDA}	Operating Supply Current	V _{DDA} , PLL Mode at 100MHz		37	45	mA	1
I _{DD}	Operating Supply Current	All other V_{DD} pins at 100M Hz		55	68	mA	
I _{DDAPD}	Powerdown Current	V_{DDA} , CKPWRGD_PD# = 0		3	4	mA	1
I _{DDPD}	Powerdown Current	All other V_{DD} pins, CKPWRGD_PD# = 0		1	2	mA	

^{1.} Includes VDDR if applicable.

Electrical Characteristics-HCSL/LP-HCSL Outputs

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Specification Limit	Units	Notes
dV/dt	Slew Rate	Scope averaging on.	2	2.9	4	1 – 4	V/ns	1, 2, 3
ΔdV/dt	Slew Rate Matching	Single-ended measurement		7.1	20	20	%	1, 4, 7
Vmax	Max Voltage	Measurement on single-ended signal using	660	792	850	1150	mV	7
Vmin	Min Voltage	absolute value (scope averaging off).	-150	-35	150	-300	IIIV	7
Vcross_abs	Crossing Voltage (abs)	Scope averaging off.	250	372	550	250 – 550	mV	1, 5, 7
Δ-Vcross	Crossing Voltage (var)	Scope averaging off.		15	140	140	mV	1, 6, 7

¹Guaranteed by design and characterization, not 100% tested in production.

² Measured from differential waveform.

³ Slew rate is measured through the Vswing voltage range centered around differential 0V. This results in a +/-150mV window around differential 0V.

⁴ Matching applies to rising edge rate for Clock and falling edge rate for Clock#. It is measured using a +/-75mV window centered on the average cross point where Clock rising meets Clock# falling. The median cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations.

⁵ Vcross is defined as voltage where Clock = Clock# measured on a component test board and only applies to the differential rising edge (i.e. Clock rising and Clock# falling).

⁶ The total variation of all Vcross measurements in any particular system. Note that this is a subset of Vcross_min/max (Vcross absolute) allowed. The intent is to limit Vcross induced modulation by setting Δ-Vcross to be smaller than Vcross absolute.

⁷ At default SMBus settings.



Electrical Characteristics-Skew and Differential Jitter Parameters

T_{AMB} = over the specified operating range. Supply voltages per normal operation conditions; see Test Loads for loading conditions

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units	Notes
tspo_pll	CLK_IN, DIF[x:0]	Input-to-output skew in PLL Mode at 100MHz, nominal temperature and voltage	-100	-21.3	100	ps	1,2,4,5,8
tPD_BYP	CLK_IN, DIF[x:0]	Input-to-output skew in Bypass Mode at 100MHz, nominal temperature and voltage	2	2.6	4	ns	1,2,3,5,8
tospo_pll	CLK_IN, DIF[x:0]	Input-to-output skew variation in PLL Mode at 100MHz, across voltage and temperature	-50	0.0	50	ps	1,2,3,5,8
tospo_byp	CLK_IN, DIF[x:0]	Input-to-output skew variation in Bypass Mode at 100MHz, across voltage and temperature, $T_{AMB} = 0 \text{to} 70^{\circ}\text{C}$	-250		250	ps	1,2,3,5,8
USFO_BTP	OEIC_III, DII [A.0]	Input-to-output skew variation in Bypass Mode at 100MHz, across voltage and temperature, T _{AMB} = -40°C to 105°C			350	ps	1,2,3,5,8
tоте	CLK_IN, DIF[x:0]	Random differential tracking error between two 9ZX devices in Hi BW Mode		3	5	ps (rms)	1,2,3,5,8
tossте	CLK_IN, DIF[x:0]	Random differential spread spectrum tracking error between two 9ZX devices in Hi BW Mode		23	50	ps	1,2,3,5,8
tskew_all	DIF[x:0]	Output-to-output skew across all outputs, common to PLL and Bypass Mode, at 100MHz			50	ps	1,2,3,8
jpeak-hibw	PLL Jitter Peaking	LOBW#_BYPASS_HIBW = 1	0	1.3	2.5	dB	7,8
jpeak-lobw	PLL Jitter Peaking	LOBW#_BYPASS_HIBW = 0	0	1.3	2	dB	7,8
pll _{HIBW}	PLL Bandwidth	LOBW#_BYPASS_HIBW = 1	2	2.6	4	MHz	8,9
pll _{LOBW}	PLL Bandwidth	LOBW#_BYPASS_HIBW = 0	SS_HIBW = 0 0.7		1.4	MHz	8,9
toc	Duty Cycle	Measured differentially, PLL Mode	45	50.3	55	%	1
t oco	Duty Cycle Distortion	Measured differentially, Bypass Mode at 100MHz	-1	0	1	%	1,10
tjcyc-cyc	Jitter, Cycle to Cycle	ter. Cycle to Cycle PLL Mode		14	50	ps	1,11
1-11-		Additive jitter in Bypass Mode		0.1	5	ps	1,11

Notes for preceding table:

¹ Measured into fixed 2 pF load cap. Input to output skew is measured at the first output edge following the corresponding input.

² Measured from differential cross-point to differential cross-point. This parameter can be tuned with external feedback path, if present

³ All Bypass Mode Input-to-Output specs refer to the timing between an input edge and the specific output edge created by it.

⁴ This parameter is deterministic for a given device.

⁵ Measured with scope averaging on to find mean value.

⁶ t is the period of the input clock.

⁷ Measured as maximum pass band gain. At frequencies within the loop BW, highest point of magnification is called PLL jitter peaking.

^{8.} Guaranteed by design and characterization, not 100% tested in production.

Measured at 3 db down or half power point.

¹⁰ Duty cycle distortion is the difference in duty cycle between the output and the input clock when the device is operated in bypass mode.

¹¹ Measured from differential waveform.



Electrical Characteristics-Filtered Phase Jitter Parameters - PCIe Common Clocked (CC) Architectures

T_{AMB} = over the specified operating range. Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Specification Limit	Units	Notes
tjphPCleG1-CC		PCIe Gen 1		13.4	30	86	ps (p-p)	1, 2, 3
4		PCIe Gen 2 Low Band 10kHz < f < 1.5MHz (PLL BW of 5-16MHz, 8-16MHz, CDR = 5MHz)		0.2	0.7	3	ps (rms)	1, 2
^t jphPCleG2-CC	Phase Jitter, PLL Mode	PCIe Gen 2 High Band 1.5MHz < f < Nyquist (50MHz) (PLL BW of 5-16MHz, 8-16MHz, CDR = 5MHz)		1.0	1.5	3.1	ps (rms)	1, 2
tjphPCleG3-CC		PCIe Gen 3 (PLL BW of 2-4MHz, 2-5MHz, CDR = 10MHz)		0.2	0.4	1	ps (rms)	1, 2
tjphPCleG4-CC		PCIe Gen 4 (PLL BW of 2-4MHz, 2-5MHz, CDR = 10MHz)		0.2	0.4	0.5	ps (rms)	1, 2
tjphPCleG1-CC		PCIe Gen 1		0.01	0.06		ps (p-p)	1, 2, 3, 4
t 10010000		PCIe Gen 2 Low Band 10kHz < f < 1.5MHz (PLL BW of 5-16MHz, 8-16MHz, CDR = 5MHz)		0.01	0.06		ps (rms)	1, 2, 3, 4
\$phPCleG2-CC	Additive Phase Jitter, Bypass mode	PCIe Gen 2 High Band 1.5MHz < f < Nyquist (50MHz) (PLL BW of 5-16MHz, 8-16MHz, CDR = 5MHz)		0.01	0.06	Not Applicable	ps (rms)	1, 2, 3, 4
tjphPCleG3-CC		PCIe Gen 3 (PLL BW of 2-4MHz, 2-5MHz, CDR = 10MHz)		0.01	0.06		ps (rms)	1, 2, 3, 4
tjphPCleG4-CC		PCIe Gen 4 (PLL BW of 2-4MHz, 2-5MHz, CDR = 10MHz)		0.01	0.06		ps (rms)	1, 2, 3, 4

Electrical Characteristics-Filtered Phase Jitter Parameters - PCIe Independent Reference (IR) Architectures

T_{AMB} = over the specified operating range. Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Industry Limit	Units	Notes
tjphPCleG2-SRIS	Phase Jitter, PLL	PCIe Gen 2 (PLL BW of 16MHz , CDR = 5MHz)		0.9	1.1	2	ps (rms)	1, 2, 5
†jphPCleG3-SRIS	Mode	PCIe Gen 3 (PLL BW of 2-4MHz, CDR = 10MHz)		0.6	0.65	0.7	ps (rms)	1, 2, 5
tjphPCleG2-SRIS	Additive Phase Jitter, Bypass	PCIe Gen 2 (PLL BW of 16MHz , CDR = 5MHz)		0.01	0.05	Not Applicable	ps (rms)	2, 4, 5
tjphPCleG3-SRIS	mode	PCIe Gen 3 (PLL BW of 2-4MHz, CDR = 10MHz)		0.01	0.05	NotApplicable	ps (rms)	2, 4, 5

Notes for PCIe Filtered Phase Jitter tables (CC) and (IR)

¹ Applies to all differential outputs, guaranteed by design and characterization.

² Calculated from Intel-supplied Clock Jitter Tool, when driven by 9SQL495x or equivalent with spread on and off.

³ Sample size of at least 100K cycles. This figure extrapolates to 108ps pk-pk at 1M cycles for a BER of 1⁻¹².

⁴ For RMS values, additive jitter is calculated by solving for b [$b = sqrt(c^2 - a^2)$], where "a" is rms input jitter and "c" is rms total jitter.

⁵ IR is the new name for Separate Reference Independent Spread (SRIS) and Separate Reference no Spread (SRNS) PCIe clock architectures. According to the PCIe Base Specification Rev 4.0 version 0.7 draft, the jitter transfer functions and corresponding jitter limits are not defined for the IR clock architecture. Widely accepted industry limits using widely accepted industry filters are used to populate this table. There are no accepted filters or limits for IR clock architectures at PCIe Gen1 or Gen4 data rates.



Electrical Characteristics-Filtered Phase Jitter Parameters - QPI/UPI

T_{AMB} = over the specified operating range. Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Specification Limit	Units	Notes
		QPI & UPI (100MHz or 133MHz, 4.8Gb/s, 6.4Gb/s 12UI)		0.14	0.30	0.5	ps (rms)	1, 2
tjphQPI_UPI	Phase Jitter, PLL	QPI & UPI (100MHz, 8.0Gb/s, 12UI)		0.07	0.13	0.3	ps (rms)	1, 2
	Mode	QPI & UPI (100MHz, ?9.6Gb/s, 12UI)		0.06	0.1	0.2	ps (rms)	1, 2
tjphIF-UPI		IF-UPI		0.1 0.17	0.14 0.2	1	ps (rms)	1, 4, 5
		QPI & UPI (100MHz or 133MHz, 4.8Gb/s, 6.4Gb/s 12UI)		0.0	0.01		ps (rms)	1, 2, 3
t _{jphQPI_UPI}	<i>Additive</i> Phase Jitter, Bypass	QPI & UPI (100MHz, 8.0Gb/s, 12UI)		0.0	0.01			1, 2, 3
	mode	QPI & UPI (100MHz, ?9.6Gb/s, 12UI)		0.0 0.01 Not Applicable		ps (rms)	1, 2, 3	
tjphIF-UPI		IF-UPI		0.06	0.07		ps (rms)	1, 4

¹ Applies to all differential outputs, guaranteed by design and characterization.

Electrical Characteristics-Unfiltered Phase Jitter Parameters - 12kHz to 20MHz

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Industry Limit	Units	Notes
tjph12k-20MHi	Phase Jitter, PLL Mode	PLL High BW, SSC OFF, 100MHz		171	225		fs (rms)	1, 2
tjph12k-20MLo	Phase Jitter, PLL Mode	PLL Low BW, SSC OFF, 100MHz		184	225	Not Applicable	fs (rms)	1, 2
[†] jph12k-20MByp	Additive Phase Jitter, Bypass	Bypass Mode, SSC OFF, 100MHz		107	125		fs (rms)	1, 2, 3

¹ Applies to all outputs when driven by Wenzel Associates source.

² Calculated from Intel-supplied Clock Jitter Tool, when driven by 9SQL495x or equivalent with spread on and off.

³ For RMS values, additive jitter is calculated by solving for b [$b = sqrt(c^2 - a^2)$], where "a" is rms input jitter and "c" is rms total jitter.

⁴ Calculated from phase noise analyzer when driven by Wenzel Associates source with Intel-specified brick-wall filter applied.

⁵ Top number is when the buffer is in Low BW mode, bottom number is when the buffer is in High BW mode.

² 12kHz to 20MHz brick wall filter.

³ For RMS values, additive jitter is calculated by solving for b [$b = sqrt(c^2 - a^2)$], where "a" is rms input jitter and "c" is rms total jitter.



Clock Periods-Differential Outputs with Spread Spectrum Disabled

				Me	easurement Win	dow				
	Center	1 Clock	1µs	0.1s	0.1s	0.1s	1µs	1 Clock		
SSC OFF	Frequency MHz	-c2c jitter AbsPer Minimum	-SSC Short-Term Average Minimum	- ppm Long-Term Average Minimum	0 ppm Period Nominal	+ ppm Long-Term Average Maximum	+SSC Short-Term Average Maximum	+c2c jitter AbsPer Maximum	Units	Notes
DIF	100.00	9.94900		9.99900	10.00000	10.00100		10.05100	ns	1,2,3
DII	133.33	7.44925		7.49925	7.50000	7.50075		7.55075	ns	1,2,4

Clock Periods-Differential Outputs with Spread Spectrum Enabled

				Mo	easurement Win	dow				
	Center	1 Clock	1µs	0.1s	0.1s	0.1s	1µs	1 Clock		
SSC ON	Frequency MHz	-c2c jitter AbsPer Minimum	-SSC Short-Term Average Minimum	- ppm Long-Term Average Minimum	0 ppm Period Nominal	+ ppm Long-Term Average Maximum	+SSC Short-Term Average Maximum	+c2c jitter AbsPer Maximum	Units	Notes
DIF	99.75	9.94906	9.99906	10.02406	10.02506	10.02607	10.05107	10.10107	ns	1,2,3
ווט	133.00	7.44930	7.49930	7.51805	7.51880	7.51955	7.53830	7.58830	ns	1,2,4

Notes:

¹ Guaranteed by design and characterization, not 100% tested in production.

² All Long Term Accuracy specifications are guaranteed with the assumption that the input clock complies with CK420BQ accuracy requirements (+/-100ppm). The buffer itself does not contribute to ppm error.

³ Driven by SRC output of main clock, 100MHz PLL Mode or Bypass Mode.

⁴ Driven by CPU output of main clock, 133MHz PLL Mode or Bypass Mode.



General SMBus Serial Interface Information

How to Write

- Controller (host) sends a start bit
- Controller (host) sends the write address
- IDT clock will acknowledge
- Controller (host) sends the beginning byte location = N
- IDT clock will acknowledge
- Controller (host) sends the byte count = X
- IDT clock will acknowledge
- Controller (host) starts sending Byte N through Byte N+X-1
- IDT clock will acknowledge each byte one at a time
- Controller (host) sends a stop bit

	Index Bl	ock	Write Operation
Controll	er (Host)		IDT (Slave/Receiver)
Т	starT bit		
Slave A	Address		
WR	WRite		
			ACK
Beginning	Byte = N		
			ACK
Data Byte	Count = X		
			ACK
Beginnir	ng Byte N		
			ACK
0		$ $ \times	
0		X Byte	0
0		e	0
		1	0
Byte N	+ X - 1		
			ACK
Р	stoP bit	ĺ	

How to Read

- Controller (host) will send a start bit
- Controller (host) sends the write address
- IDT clock will acknowledge
- Controller (host) sends the beginning byte location = N
- IDT clock will acknowledge
- Controller (host) will send a separate start bit
- Controller (host) sends the read address
- IDT clock will acknowledge
- IDT clock will send the data byte count = X
- IDT clock sends Byte N+X-1
- IDT clock sends Byte 0 through Byte X (if X_(H) was written to Byte 8)
- Controller (host) will need to acknowledge each byte
- Controller (host) will send a not acknowledge bit
- Controller (host) will send a stop bit

	Index Block R	lead O	peration
Cor	ntroller (Host)		IDT (Slave/Receiver)
T	starT bit		
SI	ave Address		
WR	WRite		
			ACK
Begi	nning Byte = N		
			ACK
RT	Repeat starT		
SI	ave Address		
RD	ReaD		
			ACK
			Data Byte Count=X
	ACK		
			Beginning Byte N
	ACK		
		e).	0
	0	X Byte	0
	0	×	0
	0		
			Byte N + X - 1
N	Not acknowledge		
Р	stoP bit		



SMBus Table: PLL Mode and Frequency Select Register

Byte 0	Pin #	Name	Control Function	Туре	0	1	Default
Bit 7	48	PLL Mode 1	PLL Operating Mode Rd back 1	R	See PLL Operating Mode Readback		Latch
Bit 6	48	PLL Mode 0	PLL Operating Mode Rd back 0	R	Ta	able	Latch
Bit 5		Reserved				0	
Bit 4		Reserved				0	
Bit 3		PLL_SW_EN	Enable S/W control of PLL BW	RW	HW Latch	SMBus Control	0
Bit 2		PLL Mode 1	PLL Operating Mode 1	RW	See PLL Operating Mode Readback		1
Bit 1		PLL Mode 0	PLL Operating Mode 1	RW	Table		1
Bit 0	47	100M_133M#	Frequency Select Readback	R	133MHz	100MHz	Latch

Note: Setting bit 3 to '1' allows the user to override the latch value from pin 5 via use of bits 2 and 1. Use the values from the PLL Operating Mode Readback Table. Note that Bits 7 and 6 will keep the value originally latched on pin 5. If the user changes these bits, a warm reset of the system will have to be accomplished.

SMBus Table: Output Control Register

Byte 1	Pin #	Name	Control Function	Type	0	1	Default
Bit 7	32/33	DIF_5_En	Output Enable	RW			1
Bit 6	28/29	DIF_4_En	Output Enable	RW	Low/Low	OE# Pin Control	1
Bit 5	25/26	DIF_3_En	Output Enable	RW	LOW/LOW	OE# PIII COIII OI	1
Bit 4	21/22	DIF_2_En	Output Enable	RW			1
Bit 3			Reserved	-		-	0
Bit 2	16/17	DIF_1_En	Output Enable	RW	Low/Low	OE# Pin Control	1
Bit 1	13/14	DIF_0_En	Output Enable	RW	Low/Low	OE# PIII CONTO	1
Bit 0			Reserved				0

SMBus Table: Output Control Register

Byte 2	Pin #	Name	Control Function	Type	0	1	Default	
Bit 7			Reserved					
Bit 6			Reserved					
Bit 5			Reserved					
Bit 4			Reserved					
Bit 3			Reserved				0	
Bit 2	39/40	DIF_7_En	Output Enable	RW	Low/Low	OE# Pin Control	1	
Bit 1		Reserved					0	
Bit 0	35/36	DIF_6_En	Output Enable	RW	Low/Low	OE# Pin Control	1	

SMBus Table: Reserved Register

Byte 3	Pin #	Name	Control Function	Type	0	1	Default	
Bit 7			Reserved					
Bit 6			Reserved					
Bit 5			Reserved					
Bit 4			Reserved					
Bit 3			Reserved					
Bit 2		Reserved				0		
Bit 1			Reserved				0	
Bit 0			Reserved				0	



SMBus Table: Reserved Register

Byte 4	Pin #	Name	Control Function	Type	0	1	Default
Bit 7			Reserved				0
Bit 6			Reserved				
Bit 5			Reserved				
Bit 4			Reserved				0
Bit 3			Reserved				0
Bit 2			Reserved				0
Bit 1			Reserved				0
Bit 0			Reserved				0

SMBus Table: Vendor & Revision ID Register

Byte 5	Pin #	Name	Control Function	Type	0	1	Default
Bit 7	-	RID3	REVISION ID $\frac{R}{R}$ E rev = 0100	R		0	
Bit 6	-	RID2		R	E rov	1	
Bit 5	-	RID1		- 0100	0		
Bit 4	-	RID0		R		0	
Bit 3	-	VID3		R	-	-	0
Bit 2	-	VID2	VENDOR ID	R	-	-	0
Bit 1	-	VID1	VENDOR ID	R	-	-	0
Bit 0	-	VID0		R	-	-	1

SMBus Table: DEVICE ID

Byte 6	Pin #	Name	Control Function	Туре	0	1	Default	
Bit 7	-		Device ID 7 (MSB)	R				
Bit 6	-		Device ID 6	R				
Bit 5	-		Device ID 5	R		1		
Bit 4	-		Device ID 4	R	0832 is E6 Hex		Х	
Bit 3	-		Device ID 3	R		Х		
Bit 2	-		Device ID 2	R	0852 is F6 Hex		Х	
Bit 1	-	Device ID 1		R			Х	
Bit 0	-		Device ID 0	R			Х	

SMBus Table: Byte Count Register

Byte 7	Pin #	Name	Control Function	Туре	0	1	Default	
Bit 7		Reserved						
Bit 6			Reserved					
Bit 5		Reserved						
Bit 4	-	BC4		RW				
Bit 3	-	BC3	Writing to this register configures how many	RW	Default value is 8 l	1		
Bit 2	-	BC2	bytes will be read back.	RW	8) will be read	0		
Bit 1	-	BC1	bytes will be read back.	RW	o) will be read	0		
Bit 0	-	BC0		RW			0	

SMBus Table: Reserved Register

Byte 8	Pin #	Name	Control Function	Type	0	1	Default
Bit 7		Reserved					
Bit 6			Reserved				0
Bit 5			Reserved				0
Bit 4			Reserved				0
Bit 3			Reserved				0
Bit 2			Reserved				0
Bit 1			Reserved				0
Bit 0			Reserved				0



Package Outline Drawings

The package outline drawings are appended at the end of this document and are accessible from the link below. The package information is the most current data available.


www.idt.com/document/psc/ndndg-48-package-outline-60-x-60-mm-body-040-mm-pitch-qfn-epad-size-420-x-420-mm


Ordering Information

Orderable Part Number	Package	Carrier Type	Temperature
9ZXL0832EKILF	6 x 6 mm, 0.4mm pitch 48-VFQFPN	Tray	-40° to +85°C
9ZXL0832EKILFT	6 x 6 mm, 0.4mm pitch 48-VFQFPN	Reel	-40° to +85°C
9ZXL0852EKILF	6 x 6 mm, 0.4mm pitch 48-VFQFPN	Tray	-40° to +85°C
9ZXL0852EKILFT	6 x 6 mm, 0.4mm pitch 48-VFQFPN	Reel	-40° to +85°C

[&]quot;LF" designates PB-free configuration, RoHS compliant.

Marking Diagrams





- 1. "I" denotes industrial temperature range
- 2. "L" denotes RoHS compliant package.
- 3. "YYWW" denotes the last two digits of the year and week the part was assembled.
- 4. "COO" denotes country of origin.
- 5. "LOT" denotes the lot number.

Revision History

Revision Date Description of Change		
August 14, 2018	Updated block diagram.	
July 17, 2018	July 17, 2018 Corrected typos in Byte 1, bits 1 and 2.	
April 13, 2018	Updated absolute maximum supply voltage rating and VIHSMB to 3.9V.	
December 1, 2017	Removed "5V tolerant" reference in pins 6 and 7 descriptions.	
September 29, 2017	Initial release.	

[&]quot;E" is the device revision designator (will not correlate with the datasheet revision).





Corporate Headquarters

6024 Silver Creek Valley Road San Jose, CA 95138 USA www.IDT.com

Sales

1-800-345-7015 or 408-284-8200 Fax: 408-284-2775 www.IDT.com/go/sales **Tech Support**

www.IDT.com/go/support

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its affiliated companies (herein referred to as "IDT") reserve the right to modify the products and/or specifications described herein at any time, without notice, at IDT's sole discretion. Performance specifications and operating parameters of the described products are determined in an independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.


IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are trademarks or registered trademarks of IDT and its subsidiaries in the United States and other countries. Other trademarks used herein are the property of IDT or their respective third party owners. For datasheet type definitions and a glossary of common terms, visit www.idt.com/go/glossary. Integrated Device Technology, Inc. All rights reserved.



48-VFQFPN Package Outline Drawing

6.0 x 6.0 x 0.90 mm Body, Epad 4.2 x 4.2 mm, 0.40mm Pitch NDG48P2, PSC-4212-02, Rev 02, Page 1




NOTES:

- 1. ALL DIMENSIONING AND TOLERANCING CONFORM TO ANSI Y14.5M-1982
- 2. ALL DIMENSIONS ARE IN MILLIMETERS.



48-VFQFPN Package Outline Drawing

6.0 x 6.0 x 0.90 mm Body, Epad 4.2 x 4.2 mm, 0.40mm Pitch NDG48P2, PSC-4212-02, Rev 02, Page 2



RECOMMENDED LAND PATTERN DIMENSION

NOTES:

- 1. ALL DIMENSION ARE IN MM. ANGLES IN DEGREES.
- 2. TOP DOWN VIEW. AS VIEWED ON PCB.
- 3. LAND PATTERN RECOMMENDATION PER IPC-7351B GENERIC REQUIREMENT FOR SURFACE MOUNT DESIGN AND LAND PATTERN.

Package Revision History					
Date Created Rev No. Description					
July 24, 2018	Rev 02	New Format Change QFN to VFQFPN, Recalculate Land Pattern			
Sept 9, 2014	Rev 01	Add Chamfer			