

# N-Channel Enhancement-Mode

#### Features

- Free from secondary breakdown
- Low power drive requirement
- Ease of paralleling
- ► Low C<sub>ISS</sub> and fast switching speeds
- Excellent thermal stability
- Integral source-drain diode
- High input impedance and high gain
- Hi-Rel processing available

#### Applications

- Motor controls
- Converters
- Amplifiers
- Switches
- Power supply circuits
- Drivers (relays, hammers, solenoids, lamps, memories, displays, bipolar transistors, etc.)

## **Ordering Information**

Part Number	Package Option	Packing		
2N6661	TO-39	500/Bag		

Contact factory for Wafer / Die availablity.

Devices in Wafer / Die form are lead (Pb)-free / RoHS compliant.

# **Absolute Maximum Ratings**

Parameter	Value
Drain-to-source voltage	BV <sub>DSS</sub>
Drain-to-gate voltage	BV <sub>DGS</sub>
Gate-to-source voltage	±20V
Operating and storage temperature	-55°C to +150°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

#### **General Description**

The Supertex 2N6661 is an enhancement-mode (normallyoff) transistor that utilizes a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces a device with the power handling capabilities of bipolar transistors, and the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, this device is free from thermal runaway and thermally-induced secondary breakdown.

Supertex's vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

#### **Product Summary**

$BV_{DSX}/BV_{DGS}$	R <sub>DS(ON)</sub> (max)	l <sub>D(ON)</sub> (min)				
90V	4.0Ω	1.5A				

## **Pin Configuration**



# 2N6661

#### **Thermal Characteristics**

Package	l <sub>D</sub> (continuous) <sup>†</sup>	Ι <sub>D</sub> (pulsed)	Power Dissipation @T <sub>c</sub> = 25°C	l <sub>DR</sub> <sup>†</sup>	DRM	
TO-39	350mA	3.0A	6.25W	350mA	3.0A	

*†*  $I_{D}$  (continuous) is limited by max rated  $T_{j}$ 

#### **Electrical Characteristics** (*T<sub>A</sub>* = 25°C unless otherwise specified)


Sym	Parameter	Min Typ		Max	Units	Conditions		
BV <sub>DSS</sub>	Drain-to-source breakdown voltage	90	-	-	V	V <sub>GS</sub> = 0V, I <sub>D</sub> = 10µA		
V <sub>GS(th)</sub>	Gate threshold voltage	0.8	-	2.0	V	$V_{gs} = V_{Ds}, I_{p} = 1.0 \text{mA}$		
$\Delta V_{GS(th)}$	$V_{GS(th)}$ change with temperature	-	-3.8	-5.5	mV/ºC	$V_{gs} = V_{Ds}, I_{D} = 1.0 mA$		
I <sub>GSS</sub>	Gate body leakage current	-	-	100	nA	$V_{GS} = \pm 20V, V_{DS} = 0V$		
		-	-	10		$V_{GS}$ = 0V, $V_{DS}$ = Max rating		
I <sub>DSS</sub>	Zero gate voltage drain current	-	-	500	μA	$V_{DS} = 0.8$ Max Rating, $V_{GS} = 0V$ , $T_A = 125^{\circ}C$		
I <sub>D(ON)</sub>	On-state drain current	1.5	-	-	Α	V <sub>GS</sub> = 10V, V <sub>DS</sub> = 10V		
D	Static drain-to-source	-	-	5.0	Ω	V <sub>GS</sub> = 5.0V, I <sub>D</sub> = 0.3A		
R <sub>DS(ON)</sub>	on-state resistance	-	-	4.0	12	V <sub>GS</sub> = 10V, I <sub>D</sub> = 1.0A		
G <sub>FS</sub>	Forward transconductance	170	-	-	mmho	V <sub>DS</sub> = 25V, I <sub>D</sub> = 0.5A		
C <sub>ISS</sub>	Input capacitance	-	-	50		V <sub>GS</sub> = 0V,		
C <sub>oss</sub>	Common source output capacitance	-	-	40	pF	$V_{\rm DS} = 24V,$		
C <sub>RSS</sub>	Reverse transfer capacitance	-	-	10		f = 1.0MHz		
t <sub>(ON)</sub>	Turn-on time	-	-	10	ns	V <sub>DD</sub> = 25V, I <sub>D</sub> = 1.0A,		
t <sub>(OFF)</sub>	Turn-off time	-	-	10	115	$R_{GEN}^{DD} = 25\Omega^{D}$		
V <sub>SD</sub>	Diode forward voltage drop	-	1.2	-	V	V <sub>GS</sub> = 0V, I <sub>SD</sub> = 1.0A		
t <sub>rr</sub>	Reverse recovery time	-	350	-	ns	V <sub>GS</sub> = 0V, I <sub>SD</sub> = 1.0A		

Notes:


1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)


2. All A.C. parameters sample tested.

## **Switching Waveforms and Test Circuit**



# 3-Lead TO-39 Package Outline (N2)





**Bottom View** 

Side View

Symbo	ol	α	β	Α	Фа	Φb	ΦD	<b>Φ</b> D1	h	j	k	L
Dimension (inches)	MIN		90° / NOM	.240	.190	.016	.350	.315	.009	.028	.029	.500
	NOM	45 <sup>0</sup> NOM		-	-	-	-	-	-	-	-	-
	MAX			.260	.210	.021	.370	.335	.125	.034	.040	.560*

JEDEC Registration TO-39.

\* This dimension is not specified in the JEDEC drawing.

Drawings not to scale.

Supertex Doc. #: DSPD-3TO39N2, Version C060412.

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <u>http://www.supertex.com/packaging.html</u>.)

**Supertex inc.** does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." **Supertex inc.** does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the **Supertex inc.** (website: http://www.supertex.com)

©2013 Supertex inc. All rights reserved. Unauthorized use or reproduction is prohibited.

